KR20230104615A - 혼합된 패드 사이즈 및 패드 설계 - Google Patents

혼합된 패드 사이즈 및 패드 설계 Download PDF

Info

Publication number
KR20230104615A
KR20230104615A KR1020237015159A KR20237015159A KR20230104615A KR 20230104615 A KR20230104615 A KR 20230104615A KR 1020237015159 A KR1020237015159 A KR 1020237015159A KR 20237015159 A KR20237015159 A KR 20237015159A KR 20230104615 A KR20230104615 A KR 20230104615A
Authority
KR
South Korea
Prior art keywords
pads
package
pitch
manufacturing
solder resist
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
KR1020237015159A
Other languages
English (en)
Korean (ko)
Inventor
웬 인
용하오 안
마누엘 알드레테
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20230104615A publication Critical patent/KR20230104615A/ko
Pending legal-status Critical Current

Links

Images

Classifications

    • H01L23/49838—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H01L21/4846—
    • H01L23/49816—
    • H01L23/49827—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63—Vias, e.g. via plugs
    • H10W70/635—Through-vias
    • H01L2224/16225—
    • H01L2924/15311—
    • H01L2924/15331—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Engineering & Computer Science (AREA)
  • Ceramic Engineering (AREA)
  • Wire Bonding (AREA)
  • Structure Of Printed Boards (AREA)
KR1020237015159A 2020-11-13 2021-10-11 혼합된 패드 사이즈 및 패드 설계 Pending KR20230104615A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US17/097,327 2020-11-13
US17/097,327 US11804428B2 (en) 2020-11-13 2020-11-13 Mixed pad size and pad design
PCT/US2021/054406 WO2022103539A1 (en) 2020-11-13 2021-10-11 Mixed pad size and pad design

Publications (1)

Publication Number Publication Date
KR20230104615A true KR20230104615A (ko) 2023-07-10

Family

ID=78650050

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020237015159A Pending KR20230104615A (ko) 2020-11-13 2021-10-11 혼합된 패드 사이즈 및 패드 설계

Country Status (7)

Country Link
US (1) US11804428B2 (https=)
EP (1) EP4244888A1 (https=)
JP (1) JP2023549713A (https=)
KR (1) KR20230104615A (https=)
CN (1) CN116325146A (https=)
TW (1) TWI907542B (https=)
WO (1) WO2022103539A1 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102741172B1 (ko) * 2019-12-06 2024-12-11 삼성전자주식회사 테스트 범프들을 포함하는 반도체 패키지
US12400944B2 (en) 2022-01-03 2025-08-26 Mediatek Inc. Board-level pad pattern for multi-row QFN packages
US12532758B2 (en) 2022-01-03 2026-01-20 Mediatek Inc. Board-level pad pattern for multi-row QFN packages
US12309921B2 (en) * 2022-01-03 2025-05-20 Mediatek Inc. Board-level pad pattern for multi-row QFN packages
US12362307B2 (en) * 2022-08-30 2025-07-15 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package with ball grid array connection having improved reliability
CN115763418A (zh) * 2022-12-07 2023-03-07 武汉光谷信息光电子创新中心有限公司 一种垂直互连结构及电子封装器件

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11340352A (ja) * 1998-05-22 1999-12-10 Matsushita Electric Ind Co Ltd 実装構造体
JP3303828B2 (ja) * 1999-03-15 2002-07-22 日本電気株式会社 半導体装置の製造方法
US6787918B1 (en) 2000-06-02 2004-09-07 Siliconware Precision Industries Co., Ltd. Substrate structure of flip chip package
US6819001B2 (en) * 2003-03-14 2004-11-16 General Electric Company Interposer, interposer package and device assembly employing the same
EP1473977A3 (en) * 2003-04-28 2007-12-19 Endicott Interconnect Technologies, Inc. Electronic package with strengthened conductive pad
US8853001B2 (en) * 2003-11-08 2014-10-07 Stats Chippac, Ltd. Semiconductor device and method of forming pad layout for flipchip semiconductor die
JP4562579B2 (ja) * 2005-04-06 2010-10-13 パナソニック株式会社 半導体装置
JP2010123602A (ja) * 2008-11-17 2010-06-03 Nec Electronics Corp 半導体装置及び半導体装置の製造方法
JP5185885B2 (ja) 2009-05-21 2013-04-17 新光電気工業株式会社 配線基板および半導体装置
JP5002684B2 (ja) * 2010-06-29 2012-08-15 株式会社東芝 画像処理装置、表示装置、および画像処理方法
JP2012015468A (ja) * 2010-07-05 2012-01-19 Panasonic Corp 半導体装置
US8927878B2 (en) 2011-10-31 2015-01-06 Mediatek Singapore Pte. Ltd Printed circuit board and electronic apparatus thereof
US10103116B2 (en) * 2016-02-01 2018-10-16 Qualcomm Incorporated Open-passivation ball grid array pads
US20180053740A1 (en) * 2016-08-22 2018-02-22 Qualcomm Incorporated Land grid based multi size pad package
KR20180095371A (ko) 2017-02-17 2018-08-27 엘지전자 주식회사 이동 단말기 및 인쇄 회로 기판
US10211141B1 (en) * 2017-11-17 2019-02-19 General Electric Company Semiconductor logic device and system and method of embedded packaging of same
KR102109570B1 (ko) * 2018-07-24 2020-05-12 삼성전자주식회사 반도체 패키지 실장 기판
JP2020087987A (ja) * 2018-11-16 2020-06-04 日立オートモティブシステムズ株式会社 電子制御基板
US12278205B2 (en) * 2019-02-01 2025-04-15 Texas Instruments Incorporated Semiconductor device package with improved die pad and solder mask design

Also Published As

Publication number Publication date
TWI907542B (zh) 2025-12-11
CN116325146A (zh) 2023-06-23
WO2022103539A1 (en) 2022-05-19
US20220157705A1 (en) 2022-05-19
US11804428B2 (en) 2023-10-31
JP2023549713A (ja) 2023-11-29
EP4244888A1 (en) 2023-09-20
TW202220136A (zh) 2022-05-16

Similar Documents

Publication Publication Date Title
US11804428B2 (en) Mixed pad size and pad design
US11594491B2 (en) Multi-die interconnect
US20230197554A1 (en) Thermal bridge interposer structure
US11557557B2 (en) Flip-chip flexible under bump metallization size
US11417622B2 (en) Flip-chip device
KR20230049090A (ko) 절연층 내에 임베딩된 로컬 고밀도 라우팅 영역을 갖는 패키지들
US11177223B1 (en) Electromagnetic interference shielding for packages and modules
US20240274516A1 (en) Interposer with solder resist posts
US20260033364A1 (en) Package interconnect structure
US20250062246A1 (en) Structure for delamination mitigation in a semiconductor device
US12021063B2 (en) Circular bond finger pad
US20260076254A1 (en) Ultra low profile rdl package-on-package
WO2024059452A1 (en) Die package with sealed die enclosures

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000