KR20220156844A - 적층 구조체를 생성하기 위한 프로세스 - Google Patents

적층 구조체를 생성하기 위한 프로세스 Download PDF

Info

Publication number
KR20220156844A
KR20220156844A KR1020227033012A KR20227033012A KR20220156844A KR 20220156844 A KR20220156844 A KR 20220156844A KR 1020227033012 A KR1020227033012 A KR 1020227033012A KR 20227033012 A KR20227033012 A KR 20227033012A KR 20220156844 A KR20220156844 A KR 20220156844A
Authority
KR
South Korea
Prior art keywords
substrate
donor
layer
microns
receiver
Prior art date
Application number
KR1020227033012A
Other languages
English (en)
Korean (ko)
Inventor
브루노 기셀랑
프랑수아-사비에르 달라스
Original Assignee
소이텍
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 소이텍 filed Critical 소이텍
Publication of KR20220156844A publication Critical patent/KR20220156844A/ko

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00134—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems comprising flexible or deformable structures
    • B81C1/00158—Diaphragms, membranes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02592—Microstructure amorphous
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02595—Microstructure polycrystalline
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02598—Microstructure monocrystalline
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1608—Silicon carbide
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/01—Manufacture or treatment
    • H10N30/09—Forming piezoelectric or electrostrictive materials
    • H10N30/093—Forming inorganic materials
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00—Manufacture or treatment of microstructural devices or systems
    • B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0174—Manufacture or treatment of microstructural devices or systems in or on a substrate for making multi-layered devices, film deposition or growing
    • B81C2201/0191—Transfer of a layer from a carrier wafer to a device wafer
    • B81C2201/0192—Transfer of a layer from a carrier wafer to a device wafer by cleaving the carrier wafer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/185—Joining of semiconductor bodies for junction formation
    • H01L21/187—Joining of semiconductor bodies for junction formation by direct bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0688—Integrated circuits having a three-dimensional layout

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Inorganic Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Micromachines (AREA)
  • Recrystallisation Techniques (AREA)
  • Element Separation (AREA)
  • Laminated Bodies (AREA)
  • Manufacturing Optical Record Carriers (AREA)
KR1020227033012A 2020-03-23 2021-03-16 적층 구조체를 생성하기 위한 프로세스 KR20220156844A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FRFR2002813 2020-03-23
FR2002813A FR3108439B1 (fr) 2020-03-23 2020-03-23 Procede de fabrication d’une structure empilee
PCT/FR2021/050434 WO2021191527A1 (fr) 2020-03-23 2021-03-16 Procede de fabrication d'une structure empilee

Publications (1)

Publication Number Publication Date
KR20220156844A true KR20220156844A (ko) 2022-11-28

Family

ID=70295546

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020227033012A KR20220156844A (ko) 2020-03-23 2021-03-16 적층 구조체를 생성하기 위한 프로세스

Country Status (8)

Country Link
US (1) US20230120346A1 (fr)
EP (1) EP4128330A1 (fr)
JP (1) JP2023519166A (fr)
KR (1) KR20220156844A (fr)
CN (1) CN115280487A (fr)
FR (1) FR3108439B1 (fr)
TW (1) TW202205522A (fr)
WO (1) WO2021191527A1 (fr)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2748851B1 (fr) 1996-05-15 1998-08-07 Commissariat Energie Atomique Procede de realisation d'une couche mince de materiau semiconducteur
FR2823596B1 (fr) 2001-04-13 2004-08-20 Commissariat Energie Atomique Substrat ou structure demontable et procede de realisation
FR2823599B1 (fr) 2001-04-13 2004-12-17 Commissariat Energie Atomique Substrat demomtable a tenue mecanique controlee et procede de realisation
FR2940852A1 (fr) * 2009-04-22 2010-07-09 Commissariat Energie Atomique Procede de transfert d'une couche depuis un substrat de depart vers un substrat final, par double fragilisation
FR3045678B1 (fr) * 2015-12-22 2017-12-22 Soitec Silicon On Insulator Procede de fabrication d'une couche piezoelectrique monocristalline et dispositif microelectronique, photonique ou optique comprenant une telle couche
FR3074960B1 (fr) 2017-12-07 2019-12-06 Soitec Procede de transfert d'une couche utilisant une structure demontable

Also Published As

Publication number Publication date
JP2023519166A (ja) 2023-05-10
TW202205522A (zh) 2022-02-01
WO2021191527A1 (fr) 2021-09-30
FR3108439A1 (fr) 2021-09-24
EP4128330A1 (fr) 2023-02-08
FR3108439B1 (fr) 2022-02-11
US20230120346A1 (en) 2023-04-20
CN115280487A (zh) 2022-11-01

Similar Documents

Publication Publication Date Title
US8754505B2 (en) Method of producing a heterostructure with local adaptation of the thermal expansion coefficient
US7713369B2 (en) Detachable substrate or detachable structure and method for the production thereof
US7166520B1 (en) Thin handle substrate method and structure for fabricating devices using one or more films provided by a layer transfer process
US20200331750A1 (en) Methods of fabricating semiconductor structures including cavities filled with a sacrificial material
EP1378004B1 (fr) Procede de realisation d'un substrat demontable a tenue mecanique controlee
JP5976738B2 (ja) マイクロテクノロジー構造を製造する方法
KR100855083B1 (ko) 타겟 기판에 결합된 박막을 구비하는 적층 구조의 제조 방법
US7498245B2 (en) Embrittled substrate and method for making same
US8822309B2 (en) Heterogeneous integration process incorporating layer transfer in epitaxy level packaging
JP6141853B2 (ja) ３ｄ集積化プロセスにおいて材料の層を転写する方法ならびに関連する構造体およびデバイス
JP2011510507A (ja) 複合構造上でエピタキシーによって成長する層の製造方法
KR20200019677A (ko) 상이한 열 팽창 계수들을 갖는 지지 기판으로 박층을 전달하기 위한 프로세스
US7067393B2 (en) Substrate assembly for stressed systems
KR20220156844A (ko) 적층 구조체를 생성하기 위한 프로세스
EP2109582A1 (fr) Procédé de formation et de contrôle d'interfaces rugueuses
CN111527584B (zh) 供体基底剩余物制备方法、由该方法生产的基底及其用途
TWI762755B (zh) 可分離結構及應用所述結構之分離方法
TW202301555A (zh) 用於製作碳化矽基半導性結構及中間複合結構之方法
CN116391459A (zh) 包括可变形层和压电层的用于mems应用的复合结构及相关制造方法
CN111868915A (zh) 制造用于生产三维集成结构的供体衬底的工艺及用于制造这种集成结构的工艺
KR20170104404A (ko) 집적형 마이크로 전자기계 시스템을 가진 장치를 위한 구조

Legal Events

Date Code Title Description
A201 Request for examination