KR20200052802A - 응력 조절기를 가진 접속 회로기판 및 그의 플립 칩 조립체 - Google Patents
응력 조절기를 가진 접속 회로기판 및 그의 플립 칩 조립체 Download PDFInfo
- Publication number
- KR20200052802A KR20200052802A KR1020190025829A KR20190025829A KR20200052802A KR 20200052802 A KR20200052802 A KR 20200052802A KR 1020190025829 A KR1020190025829 A KR 1020190025829A KR 20190025829 A KR20190025829 A KR 20190025829A KR 20200052802 A KR20200052802 A KR 20200052802A
- Authority
- KR
- South Korea
- Prior art keywords
- layer
- circuit board
- connection
- stress
- stress regulator
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/46—Structure, shape, material or disposition of the wire connectors prior to the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107139283 | 2018-11-06 | ||
TW107139283A TWI690253B (zh) | 2018-11-06 | 2018-11-06 | 具有應力調節件之互連基板、其覆晶組體及其製作方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20200052802A true KR20200052802A (ko) | 2020-05-15 |
Family
ID=70679209
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020190025829A KR20200052802A (ko) | 2018-11-06 | 2019-03-06 | 응력 조절기를 가진 접속 회로기판 및 그의 플립 칩 조립체 |
Country Status (2)
Country | Link |
---|---|
KR (1) | KR20200052802A (zh) |
TW (1) | TWI690253B (zh) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8106504B2 (en) * | 2008-09-25 | 2012-01-31 | King Dragon International Inc. | Stacking package structure with chip embedded inside and die having through silicon via and method of the same |
CN106304611A (zh) * | 2015-06-10 | 2017-01-04 | 宏启胜精密电子(秦皇岛)有限公司 | 电路板及其制造方法、应用该电路板的电子装置 |
JP2017050315A (ja) * | 2015-08-31 | 2017-03-09 | イビデン株式会社 | プリント配線板及びプリント配線板の製造方法 |
TWI611541B (zh) * | 2015-09-07 | 2018-01-11 | 鈺橋半導體股份有限公司 | 具有內建電性隔離件以及防潮蓋之線路板製備方法及其半導體組體 |
JP6584939B2 (ja) * | 2015-12-10 | 2019-10-02 | 新光電気工業株式会社 | 配線基板、半導体パッケージ、半導体装置、配線基板の製造方法及び半導体パッケージの製造方法 |
TWI598596B (zh) * | 2016-12-05 | 2017-09-11 | 中華精測科技股份有限公司 | 積體電路之測試探針卡 |
-
2018
- 2018-11-06 TW TW107139283A patent/TWI690253B/zh not_active IP Right Cessation
-
2019
- 2019-03-06 KR KR1020190025829A patent/KR20200052802A/ko not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
TW202019254A (zh) | 2020-05-16 |
TWI690253B (zh) | 2020-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5330184B2 (ja) | 電子部品装置 | |
US6985362B2 (en) | Printed circuit board and electronic package using same | |
TWI529878B (zh) | 集成電路封裝件及其裝配方法 | |
TWI235469B (en) | Thermally enhanced semiconductor package with EMI shielding | |
US6639324B1 (en) | Flip chip package module and method of forming the same | |
US5900675A (en) | Organic controlled collapse chip connector (C4) ball grid array (BGA) chip carrier with dual thermal expansion rates | |
US6262489B1 (en) | Flip chip with backside electrical contact and assembly and method therefor | |
US5731631A (en) | Semiconductor device with tape automated bonding element | |
JP5183949B2 (ja) | 半導体装置の製造方法 | |
US11291146B2 (en) | Leadframe substrate having modulator and crack inhibiting structure and flip chip assembly using the same | |
US9806061B2 (en) | Bumpless wafer level fan-out package | |
US20150115433A1 (en) | Semiconducor device and method of manufacturing the same | |
US6552267B2 (en) | Microelectronic assembly with stiffening member | |
US20190267307A1 (en) | Heat conductive wiring board and semiconductor assembly using the same | |
US20180359886A1 (en) | Methods of making interconnect substrate having stress modulator and crack inhibiting layer and making flip chip assembly thereof | |
KR102228633B1 (ko) | 모듈레이터와 크랙 억제 구조를 가진 리드프레임 기판 및 이를 이용한 플립 칩 조립체 | |
US20230253285A1 (en) | Package structure and method for manufacturing the same | |
TW202042614A (zh) | 導熱線路板及其半導體組體 | |
US20060278975A1 (en) | Ball grid array package with thermally-enhanced heat spreader | |
TWI724719B (zh) | 具有雙佈線結構及彎翹平衡件之半導體組體 | |
KR20200052802A (ko) | 응력 조절기를 가진 접속 회로기판 및 그의 플립 칩 조립체 | |
US20190090391A1 (en) | Interconnect substrate having stress modulator and flip chip assembly thereof | |
US6472759B1 (en) | Ball grid array type semiconductor device | |
CN110767622A (zh) | 具有应力调节件的互连基板、其覆晶组件及其制作方法 | |
JPH06204385A (ja) | 半導体素子搭載ピングリッドアレイパッケージ基板 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |