KR20160143682A - 무효화를 이용한 리드를 사용하여 캐시에서의 대역폭 및 전력을 낮추기 위한 방법 및 장치 - Google Patents

무효화를 이용한 리드를 사용하여 캐시에서의 대역폭 및 전력을 낮추기 위한 방법 및 장치 Download PDF

Info

Publication number
KR20160143682A
KR20160143682A KR1020167028125A KR20167028125A KR20160143682A KR 20160143682 A KR20160143682 A KR 20160143682A KR 1020167028125 A KR1020167028125 A KR 1020167028125A KR 20167028125 A KR20167028125 A KR 20167028125A KR 20160143682 A KR20160143682 A KR 20160143682A
Authority
KR
South Korea
Prior art keywords
cache
cache line
memory
written
retirement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1020167028125A
Other languages
English (en)
Korean (ko)
Inventor
조지 파트슬라라스
모이눌 에이치. 칸
판카즈 카우라시아
보후슬라브 라이츨리크
펭 왕
앤워 큐. 로흘라흐
수바라오 파라찰라
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20160143682A publication Critical patent/KR20160143682A/ko
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G06F12/0833—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means in combination with broadcast means (e.g. for invalidation or updating)
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0808—Multiuser, multiprocessor or multiprocessing cache systems with cache invalidating means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G06F12/0868—Data transfer between cache memory and other subsystems, e.g. storage devices or host systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/128—Replacement control using replacement algorithms adapted to multidimensional cache systems, e.g. set-associative, multicache, multiset or multilevel
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/62—Details of cache specific to multiprocessor cache arrangements
    • G06F2212/69—
    • Y02B60/1225—
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
KR1020167028125A 2014-04-13 2015-03-31 무효화를 이용한 리드를 사용하여 캐시에서의 대역폭 및 전력을 낮추기 위한 방법 및 장치 Withdrawn KR20160143682A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/251,628 2014-04-13
US14/251,628 US20150293847A1 (en) 2014-04-13 2014-04-13 Method and apparatus for lowering bandwidth and power in a cache using read with invalidate
PCT/US2015/023686 WO2015160503A1 (en) 2014-04-13 2015-03-31 Method and apparatus for lowering bandwidth and power in a cache using read with invalidate

Publications (1)

Publication Number Publication Date
KR20160143682A true KR20160143682A (ko) 2016-12-14

Family

ID=53039586

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020167028125A Withdrawn KR20160143682A (ko) 2014-04-13 2015-03-31 무효화를 이용한 리드를 사용하여 캐시에서의 대역폭 및 전력을 낮추기 위한 방법 및 장치

Country Status (8)

Country Link
US (1) US20150293847A1 (enExample)
EP (1) EP3132354A1 (enExample)
JP (1) JP2017510902A (enExample)
KR (1) KR20160143682A (enExample)
CN (1) CN106170776A (enExample)
BR (1) BR112016023745A2 (enExample)
TW (1) TW201604681A (enExample)
WO (1) WO2015160503A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10176096B2 (en) * 2016-02-22 2019-01-08 Qualcomm Incorporated Providing scalable dynamic random access memory (DRAM) cache management using DRAM cache indicator caches
US10552153B2 (en) * 2017-03-31 2020-02-04 Intel Corporation Efficient range-based memory writeback to improve host to device communication for optimal power and performance
US11023162B2 (en) 2019-08-22 2021-06-01 Apple Inc. Cache memory with transient storage for cache lines
TWI771707B (zh) * 2020-07-08 2022-07-21 慧榮科技股份有限公司 組態可靠命令的方法及裝置以及電腦程式產品
CN113918081B (zh) 2020-07-08 2024-03-26 慧荣科技股份有限公司 计算机可读取存储介质、配置可靠命令的方法及装置
US12681863B2 (en) 2023-03-24 2026-07-14 Samsung Electronics Co., Ltd. Cache processing request for data stored in stack area by using useless information, operating method of cache, and electronic device comprising cache

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0354649A (ja) * 1989-07-24 1991-03-08 Oki Electric Ind Co Ltd バッファ記憶制御方式
JPH0448358A (ja) * 1990-06-18 1992-02-18 Nec Corp キャッシュ・メモリ制御方式
JPH08137748A (ja) * 1994-11-08 1996-05-31 Toshiba Corp コピーバックキャッシュを有するコンピュータ及びコピーバックキャッシュ制御方法
DE69622079T2 (de) * 1995-03-31 2002-10-31 Sun Microsystems, Inc. Verfahren und Vorrichtung zur schnellen Einleitung von Speicherzugriffen in einem cachekohärenten Multiprozessorsystem
JP4434534B2 (ja) * 2001-09-27 2010-03-17 株式会社東芝 プロセッサ・システム
JP2003177963A (ja) * 2001-12-12 2003-06-27 Hitachi Ltd ストレージ装置
US6968429B2 (en) * 2003-02-20 2005-11-22 Sun Microsystems, Inc. Method and apparatus for controlling line eviction in a cache
US8214601B2 (en) * 2004-07-30 2012-07-03 Hewlett-Packard Development Company, L.P. Purging without write-back of cache lines containing spent data
JP2006119796A (ja) * 2004-10-20 2006-05-11 Matsushita Electric Ind Co Ltd キャッシュメモリシステムおよび動画処理装置
US7461209B2 (en) * 2005-12-06 2008-12-02 International Business Machines Corporation Transient cache storage with discard function for disposable data
US20090006668A1 (en) * 2007-06-28 2009-01-01 Anil Vasudevan Performing direct data transactions with a cache memory
US20090037661A1 (en) * 2007-08-04 2009-02-05 Applied Micro Circuits Corporation Cache mechanism for managing transient data
US20120047330A1 (en) * 2010-08-18 2012-02-23 Nec Laboratories America, Inc. I/o efficiency of persistent caches in a storage system
US20120297147A1 (en) * 2011-05-20 2012-11-22 Nokia Corporation Caching Operations for a Non-Volatile Memory Array
JP2014178804A (ja) * 2013-03-14 2014-09-25 Sony Corp キャッシュ制御装置、プロセッサ、情報処理システム、および、その制御方法

Also Published As

Publication number Publication date
TW201604681A (zh) 2016-02-01
EP3132354A1 (en) 2017-02-22
US20150293847A1 (en) 2015-10-15
BR112016023745A2 (pt) 2017-08-15
JP2017510902A (ja) 2017-04-13
WO2015160503A1 (en) 2015-10-22
CN106170776A (zh) 2016-11-30

Similar Documents

Publication Publication Date Title
US10169240B2 (en) Reducing memory access bandwidth based on prediction of memory request size
EP3123338B1 (en) Method, apparatus and system to cache sets of tags of an off-die cache memory
US20150293847A1 (en) Method and apparatus for lowering bandwidth and power in a cache using read with invalidate
US10236917B2 (en) Providing memory bandwidth compression in chipkill-correct memory architectures
US20220004501A1 (en) Just-in-time synonym handling for a virtually-tagged cache
CN108351818B (zh) 用于在存储器中实现纠错码的系统和方法
US20150143045A1 (en) Cache control apparatus and method
US20160188490A1 (en) Cost-aware page swap and replacement in a memory
KR20140045553A (ko) 모바일 메모리 캐시 읽기 최적화
US20160224241A1 (en) PROVIDING MEMORY BANDWIDTH COMPRESSION USING BACK-TO-BACK READ OPERATIONS BY COMPRESSED MEMORY CONTROLLERS (CMCs) IN A CENTRAL PROCESSING UNIT (CPU)-BASED SYSTEM
CN110008016A (zh) 匿名页面管理方法、装置、终端设备及可读存储介质
CN116860662A (zh) 冷热内存页的识别方法、内存回收方法及其相关设备
KR20100069240A (ko) 캐시 컨트롤을 위한 장치 및 방법
US9652394B2 (en) System and method for managing a cache pool
US9792228B2 (en) Enhancing lifetime of non-volatile cache by injecting random replacement policy
TW201917585A (zh) 用於動態隨機存取記憶體之選擇性更新機制
US20140317455A1 (en) Lpc bus detecting system and method
US20150186284A1 (en) Cache element processing for energy use reduction
US20140258605A1 (en) Memory imbalance prediction based cache management
KR20180113536A (ko) Dram(dynamic random access memory) 캐시 표시자 캐시들을 사용하는 스케일러블 dram 캐시 관리의 제공
EP3230875B1 (en) Adaptive memory access to local and non-local memories
US20150139326A1 (en) Cache management device, and motion picture system and method using the same
CN104252334B (zh) 分支目标地址获取方法和装置
US11126437B2 (en) Load instruction with final read indicator field to invalidate a buffer or cache entry storing the memory address holding load data
US20210318884A1 (en) Providing exception stack management using stack panic fault exceptions in processor-based devices

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20161010

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination