CN106170776A - 用于使用具有无效的读取降低高速缓冲存储器中的带宽和功率的方法和设备 - Google Patents

用于使用具有无效的读取降低高速缓冲存储器中的带宽和功率的方法和设备 Download PDF

Info

Publication number
CN106170776A
CN106170776A CN201580019273.3A CN201580019273A CN106170776A CN 106170776 A CN106170776 A CN 106170776A CN 201580019273 A CN201580019273 A CN 201580019273A CN 106170776 A CN106170776 A CN 106170776A
Authority
CN
China
Prior art keywords
cache line
cache
cache memory
memory
written
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201580019273.3A
Other languages
English (en)
Chinese (zh)
Inventor
乔治·帕特西拉腊斯
穆因·H·汗
潘卡伊·肖拉西亚
博胡斯拉夫·雷赫利克
王风
安瓦尔·Q·鲁希拉
苏巴拉奥·帕拉查拉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN106170776A publication Critical patent/CN106170776A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G06F12/0833—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means in combination with broadcast means (e.g. for invalidation or updating)
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0808—Multiuser, multiprocessor or multiprocessing cache systems with cache invalidating means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G06F12/0868—Data transfer between cache memory and other subsystems, e.g. storage devices or host systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/128—Replacement control using replacement algorithms adapted to multidimensional cache systems, e.g. set-associative, multicache, multiset or multilevel
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/62—Details of cache specific to multiprocessor cache arrangements
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
CN201580019273.3A 2014-04-13 2015-03-31 用于使用具有无效的读取降低高速缓冲存储器中的带宽和功率的方法和设备 Pending CN106170776A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/251,628 2014-04-13
US14/251,628 US20150293847A1 (en) 2014-04-13 2014-04-13 Method and apparatus for lowering bandwidth and power in a cache using read with invalidate
PCT/US2015/023686 WO2015160503A1 (en) 2014-04-13 2015-03-31 Method and apparatus for lowering bandwidth and power in a cache using read with invalidate

Publications (1)

Publication Number Publication Date
CN106170776A true CN106170776A (zh) 2016-11-30

Family

ID=53039586

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201580019273.3A Pending CN106170776A (zh) 2014-04-13 2015-03-31 用于使用具有无效的读取降低高速缓冲存储器中的带宽和功率的方法和设备

Country Status (8)

Country Link
US (1) US20150293847A1 (enExample)
EP (1) EP3132354A1 (enExample)
JP (1) JP2017510902A (enExample)
KR (1) KR20160143682A (enExample)
CN (1) CN106170776A (enExample)
BR (1) BR112016023745A2 (enExample)
TW (1) TW201604681A (enExample)
WO (1) WO2015160503A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108694057A (zh) * 2017-03-31 2018-10-23 英特尔公司 用于改善主机到设备通信以获得最优功率和性能的高效型基于范围的存储器回写

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10176096B2 (en) * 2016-02-22 2019-01-08 Qualcomm Incorporated Providing scalable dynamic random access memory (DRAM) cache management using DRAM cache indicator caches
US11023162B2 (en) 2019-08-22 2021-06-01 Apple Inc. Cache memory with transient storage for cache lines
CN113918081B (zh) 2020-07-08 2024-03-26 慧荣科技股份有限公司 计算机可读取存储介质、配置可靠命令的方法及装置
TWI771707B (zh) * 2020-07-08 2022-07-21 慧榮科技股份有限公司 組態可靠命令的方法及裝置以及電腦程式產品

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1979452A (zh) * 2005-12-06 2007-06-13 国际商业机器公司 用于短暂高速缓存存储的方法和处理器
US20090037661A1 (en) * 2007-08-04 2009-02-05 Applied Micro Circuits Corporation Cache mechanism for managing transient data
US20120047330A1 (en) * 2010-08-18 2012-02-23 Nec Laboratories America, Inc. I/o efficiency of persistent caches in a storage system

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0354649A (ja) * 1989-07-24 1991-03-08 Oki Electric Ind Co Ltd バッファ記憶制御方式
JPH0448358A (ja) * 1990-06-18 1992-02-18 Nec Corp キャッシュ・メモリ制御方式
JPH08137748A (ja) * 1994-11-08 1996-05-31 Toshiba Corp コピーバックキャッシュを有するコンピュータ及びコピーバックキャッシュ制御方法
EP0738977B1 (en) * 1995-03-31 2002-07-03 Sun Microsystems, Inc. Method and apparatus for quickly initiating memory accesses in a multiprocessor cache coherent computer system
JP4434534B2 (ja) * 2001-09-27 2010-03-17 株式会社東芝 プロセッサ・システム
JP2003177963A (ja) * 2001-12-12 2003-06-27 Hitachi Ltd ストレージ装置
US6968429B2 (en) * 2003-02-20 2005-11-22 Sun Microsystems, Inc. Method and apparatus for controlling line eviction in a cache
US8214601B2 (en) * 2004-07-30 2012-07-03 Hewlett-Packard Development Company, L.P. Purging without write-back of cache lines containing spent data
JP2006119796A (ja) * 2004-10-20 2006-05-11 Matsushita Electric Ind Co Ltd キャッシュメモリシステムおよび動画処理装置
US20090006668A1 (en) * 2007-06-28 2009-01-01 Anil Vasudevan Performing direct data transactions with a cache memory
US20120297147A1 (en) * 2011-05-20 2012-11-22 Nokia Corporation Caching Operations for a Non-Volatile Memory Array
JP2014178804A (ja) * 2013-03-14 2014-09-25 Sony Corp キャッシュ制御装置、プロセッサ、情報処理システム、および、その制御方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1979452A (zh) * 2005-12-06 2007-06-13 国际商业机器公司 用于短暂高速缓存存储的方法和处理器
US20090037661A1 (en) * 2007-08-04 2009-02-05 Applied Micro Circuits Corporation Cache mechanism for managing transient data
US20120047330A1 (en) * 2010-08-18 2012-02-23 Nec Laboratories America, Inc. I/o efficiency of persistent caches in a storage system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108694057A (zh) * 2017-03-31 2018-10-23 英特尔公司 用于改善主机到设备通信以获得最优功率和性能的高效型基于范围的存储器回写

Also Published As

Publication number Publication date
TW201604681A (zh) 2016-02-01
WO2015160503A1 (en) 2015-10-22
US20150293847A1 (en) 2015-10-15
JP2017510902A (ja) 2017-04-13
KR20160143682A (ko) 2016-12-14
BR112016023745A2 (pt) 2017-08-15
EP3132354A1 (en) 2017-02-22

Similar Documents

Publication Publication Date Title
EP3123338B1 (en) Method, apparatus and system to cache sets of tags of an off-die cache memory
US10282132B2 (en) Methods and systems for processing PRP/SGL entries
CN105144120B (zh) 基于存储器地址将来自高速缓存行的数据存储到主存储器
US9087392B2 (en) Techniques for efficient GPU triangle list adjacency detection and handling
US9135177B2 (en) Scheme to escalate requests with address conflicts
CN103221995A (zh) 显示管中的流翻译
US20150186280A1 (en) Cache replacement policy methods and systems
CN107430554B (zh) 通过使用数据的可压缩性作为高速缓存插入的标准来提高存储高速缓存性能
CN102662868A (zh) 用于处理器的动态组相联高速缓存装置及其访问方法
CN106170776A (zh) 用于使用具有无效的读取降低高速缓冲存储器中的带宽和功率的方法和设备
WO2017041570A1 (zh) 向缓存写入数据的方法及装置
US8359433B2 (en) Method and system of handling non-aligned memory accesses
CN105095104B (zh) 数据缓存处理方法及装置
US9424198B2 (en) Method, system and apparatus including logic to manage multiple memories as a unified exclusive memory
US20170046278A1 (en) Method and apparatus for updating replacement policy information for a fully associative buffer cache
CN104364776A (zh) 使用缓存缺失请求提供缓存替换通知
JP2017510902A5 (enExample)
CN104252334B (zh) 分支目标地址获取方法和装置
CN114450666B (zh) 实现具有可变立即值大小的立即移动指令在基于处理器的设备中的提早执行
KR102748517B1 (ko) 프로세서 기반 장치에서 고속 메모리 폐기 제공
CN116820579A (zh) 访存指令的调度方法、装置、电子设备和存储介质
US8151061B2 (en) Ensuring coherence between graphics and display domains
US20150089126A1 (en) Data Compression In Processor Caches
US20190034342A1 (en) Cache design technique based on access distance
Zhan-long et al. Optimization study of shared cache for multi-core processor.

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20161130