KR20150016769A - Tunneling Field Effect Transistor and Manufacturing Method thereof - Google Patents
Tunneling Field Effect Transistor and Manufacturing Method thereof Download PDFInfo
- Publication number
- KR20150016769A KR20150016769A KR1020130092634A KR20130092634A KR20150016769A KR 20150016769 A KR20150016769 A KR 20150016769A KR 1020130092634 A KR1020130092634 A KR 1020130092634A KR 20130092634 A KR20130092634 A KR 20130092634A KR 20150016769 A KR20150016769 A KR 20150016769A
- Authority
- KR
- South Korea
- Prior art keywords
- layer
- channel
- source
- drain
- gate
- Prior art date
Links
- 230000005641 tunneling Effects 0.000 title claims abstract description 68
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 11
- 238000002353 field-effect transistor method Methods 0.000 title 1
- 239000002070 nanowire Substances 0.000 claims abstract description 47
- 230000005669 field effect Effects 0.000 claims abstract description 44
- 239000000463 material Substances 0.000 claims description 35
- 238000000034 method Methods 0.000 claims description 30
- 238000005530 etching Methods 0.000 claims description 15
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 9
- 229910052710 silicon Inorganic materials 0.000 claims description 9
- 239000010703 silicon Substances 0.000 claims description 9
- 238000000059 patterning Methods 0.000 claims description 2
- 238000009413 insulation Methods 0.000 abstract 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000010884 ion-beam technique Methods 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 229910004298 SiO 2 Inorganic materials 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 239000002105 nanoparticle Substances 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 1
- 238000000231 atomic layer deposition Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66931—BJT-like unipolar transistors, e.g. hot electron transistors [HET], metal base transistors [MBT], resonant tunneling transistor [RTT], bulk barrier transistor [BBT], planar doped barrier transistor [PDBT], charge injection transistor [CHINT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/7311—Tunnel transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
The present invention relates to a tunneling field effect transistor and a method of manufacturing the tunneling field effect transistor, and more particularly, to a tunneling field effect transistor in which a tunneling current can be increased by increasing a surface where a channel layer and a source layer contact with each other through a three- And a manufacturing method thereof.
As the size of the semiconductor device is reduced and the performance is improved, power consumption is increased at the opposite level. However, miniaturization of MOSFETs has been limited in semiconductor devices, and conventional MOSFETs have a physical limit that the subthreshold swing (SS) can not be lowered below 60 mV / dec at room temperature, There has been a fundamental problem that significant performance degradation occurs on the ground.
Therefore, there is a need to develop a device to replace or complement the conventional MOSFET. As a solution to this problem, a tunneling element used mainly in oscillator circuits has been spotlighted.
Specifically, the tunneling field effect transistor controls the flow of electrons and holes by a tunneling method, which is different from the thermionic emission of an existing MOSFET, so that a minute change in the input voltage (drive voltage) can lead to a large change in the output current .
This implies that the change of ON / OFF state occurs very abruptly according to the change of the gate voltage, and it means that a lower threshold voltage (SS) is possible.
Therefore, it is expected that the tunneling field effect transistor will be able to operate normally even at a very low driving voltage of 1 V or less. Therefore, using the tunneling transistor, it is possible to obtain similar performance to the conventional MOSFET while consuming less power, Tunneling field effect transistors have been expected to be realized.
Such a tunneling field effect transistor is basically a planar type tunneling phenomenon at the interface between the drain region and the channel region, as shown in FIG. 1, and thus the transistor operates.
However, such a planar tunneling field effect transistor has a disadvantage in that the current level is low because the tunneling phenomenon that determines the amount of actual current is limited due to the two-dimensional structure.
It is an object of the present invention to provide a tunneling field effect transistor in which a tunneling current can be increased by increasing a surface in contact with a channel layer and a source layer through a three-dimensional structure and a manufacturing method thereof There is.
According to an aspect of the present invention, there is provided a tunneling field effect transistor comprising: a source layer including a buffer layer and nanowires arranged vertically above the buffer layer; a channel layer disposed on the upper surface and the side surface of the nanowire; A drain layer disposed on a predetermined region of the upper surface of the channel layer, a gate insulating layer disposed on the buffer layer and surrounding the side surface of the channel layer, a gate insulating layer formed in a direction orthogonal to the nanowire, And a gate layer disposed surrounding the layer.
In this case, at least one of the nanowire, the channel layer, the gate insulating layer, and the gate layer may have a cylindrical structure.
On the other hand, the source layer, the channel layer, and the drain layer are doped with P + , P -, and N + types, respectively, and tunneling phenomenon may occur on the surface where the source layer and the channel layer are in contact with each other.
In this case, the source layer, the channel layer, and the drain layer may be silicon doped with P + , P -, and N + type, respectively.
Meanwhile, the channel layer may surround the side surface of the nanowire with a thickness of 3 nm or more and 5 nm or less.
A method of fabricating a tunneling field effect transistor includes forming a source layer of a buffer layer and a nanowire vertically disposed on the buffer layer, forming a channel material layer on the source layer, Forming a drain material layer above the material layer, etching the channel material layer and the drain material layer to form a channel layer surrounding the top and side surfaces of the nanowire, and a drain disposed in a predetermined region of the top surface of the channel layer, Forming a gate insulating layer and a gate layer surrounding the side surface of the channel layer.
In this case, the step of forming the gate insulating layer and the gate layer may include etching the drain layer formed on the upper surface of the channel layer to a predetermined size, disposing the buffer layer on the buffer layer, Forming the gate insulating layer, and forming a gate layer formed in a direction perpendicular to the nanowires to surround the gate insulating layer.
In this case, the method of manufacturing a tunneling field effect transistor according to the present invention includes the steps of forming a gate electrode in contact with the gate layer, forming a source electrode in contact with the buffer layer, and forming a drain electrode disposed in contact with the drain layer Step < / RTI >
Meanwhile, the forming of the source layer may include forming a source material layer and patterning the source material layer into a predetermined shape to form the nanowire.
At least one of the nanowire, the channel layer, the gate insulating layer, and the gate layer may have a cylindrical structure.
On the other hand, the source layer, the channel layer, and the drain layer are doped with P + , P -, and N + types, respectively, and tunneling phenomenon may occur on the surface where the source layer and the channel layer are in contact with each other.
In this case, the source layer, the channel layer, and the drain layer may be silicon doped with P + , P -, and N + type, respectively.
Meanwhile, the channel layer may surround the side surface of the nanowire with a thickness of 3 nm or more and 5 nm or less.
According to the tunneling field effect transistor and the method of manufacturing the same according to the present invention, a tunneling field effect transistor having an increased tunneling current than a conventional planar type can be obtained by a relatively simple process.
FIG. 1 illustrates a conventional planar-type tunneling field-effect transistor,
FIG. 2 illustrates a tunneling field effect transistor according to an embodiment of the present invention. FIG.
FIGS. 3 to 12 illustrate a method of manufacturing a tunneling field effect transistor according to an embodiment of the present invention. FIGS.
13 is a current-voltage curve according to a change in length t epi of the tunneling
FIG. 14 shows a current-voltage curve according to the H source length change of the tunneling
Hereinafter, the present invention will be described in more detail with reference to the accompanying drawings.
2 is a cross-sectional view illustrating a structure of a tunneling field effect transistor according to an embodiment of the present invention.
2, a tunneling
When the electric field is applied to the
The
Considering that the source region is grounded in the semiconductor device, the
Specifically, the
The term " nanowire " as used in this detailed description is only adopted for convenience of explanation of the tunneling field effect transistor according to the present invention, and the term " nanowire " And the like are not limited or limited. Any vertical columnar structure (or protruding structure) suitable for the tunneling field effect transistor in accordance with the present invention may be implemented as
The
The
As the length of the
The operation current characteristics according to the H source length change will be described later with the graph shown in FIG.
2, the
If the tunneling phenomenon occurs only in one direction in the conventional two-dimensional tunneling field effect transistor (see FIG. 1), the tunneling
2, the tunneling phenomenon can be more easily generated at the interface between the
The operating current characteristics according to the change in thickness tepi will be described later with the graph shown in Fig.
The
By disposing the
The
The carrier supplied from the
The
2, the
The
Specifically, the thickness of the
The
2, the
Specifically, the structure in which the
When an electric field is applied to the
The
The
The
The
The
The tunneling
The method of forming the respective layers to be described below can be performed by various methods such as MBE, ALD, MOCVD, PECVD, APCVD, LPCVD, UHCVD, PVD, electron beam method and resistance heating method.
FIGS. 3 to 12 are views illustrating a method of manufacturing the tunneling
Referring to FIG. 3, a
Specifically, the
Referring next to FIG. 4, the
Specifically, the
According to the method of forming the
5, a
Specifically, the
6, a
Specifically, the
7, the
Specifically, the
According to the method of simultaneously etching the
Referring next to FIG. 8, the
8A and 8B, the outer diameter of the region of the
By etching the
Referring to FIG. 9, a
The
9, the
10, the
The reason why the
In addition, the upper surface of the
Referring to FIG. 11, a
The
A
FIG. 13 shows a current-voltage curve according to a change in the t epi length of the tunneling field-
Specifically, a current-voltage curve (SS = 60 [mV / dec]) of a conventional planar structure tunneling field effect transistor with a gate length of 60 nm was shown together and used as a comparison standard.
As shown in FIG. 13, it can be seen that the operating current (on-current) is increased as the length of t epi decreases, and the SS (subthreshold swing) is improved due to the increase of the threshold voltage.
As a result, when considering the possibility of side step, the appropriate t epi As a value, you will be able to select 3-5 nm.
FIG. 14 shows a current-voltage curve according to the H source length change of the tunneling
Since the increase of the H source is directly related to the increase of the region where the tunneling occurs, that is, the region where the
100: tunneling field effect transistor 110: source layer
130: channel layer 150: drain layer
170: gate insulating layer 190: gate layer
Claims (13)
A source layer comprising a buffer layer and a nanowire disposed vertically above the buffer layer;
A channel layer surrounding the top and side surfaces of the nanowire;
A drain layer disposed in a predetermined region of the upper surface of the channel layer;
A gate insulating layer disposed on the buffer layer and surrounding the side surface of the channel layer;
And a gate layer formed in a direction orthogonal to the nanowires and surrounding the gate insulating layer.
Wherein at least one of the nanowire, the channel layer, the gate insulating layer, and the gate layer is a cylindrical structure.
The source layer, the channel layer, and the drain layer are doped with P + , P -, and N + type, respectively,
Wherein a tunneling phenomenon occurs on a surface where the source layer and the channel layer are in contact with each other.
Wherein the source layer, the channel layer, and the drain layer are silicon doped with P + , P -, and N + type, respectively.
Wherein the channel layer comprises:
And a side surface of the nanowire is surrounded with a thickness of 3 nm or more and 5 nm or less.
Forming a source layer of a buffer layer and a nanowire vertically disposed on the buffer layer;
Forming a channel material layer over the source layer;
Forming a layer of drain material over the channel material layer;
Etching the channel material layer and the drain material layer to form a channel layer surrounding the top and side surfaces of the nanowire and a drain layer disposed in a predetermined region of the top surface of the channel layer;
And forming a gate insulating layer and a gate layer surrounding the side surface of the channel layer.
Wherein forming the gate insulating layer and the gate layer comprises:
Etching the drain layer formed on the upper surface of the channel layer to a predetermined size;
Forming a gate insulating layer disposed on the buffer layer and surrounding a side surface of the channel layer;
And forming a gate layer in a direction perpendicular to the nanowires to surround the gate insulating layer. ≪ Desc / Clms Page number 21 >
Forming a gate electrode in contact with the gate layer;
Forming a source electrode in contact with the buffer layer; And
And forming a drain electrode in contact with the drain layer. ≪ Desc / Clms Page number 21 >
Wherein forming the source layer comprises:
Providing a source material layer; And
And patterning the source material layer in a predetermined pattern to form the nanowire. ≪ Desc / Clms Page number 21 >
Wherein at least one of the nanowire, the channel layer, the gate insulating layer, and the gate layer is a cylindrical structure.
The source layer, the channel layer, and the drain layer are doped with P + , P -, and N + type, respectively,
Wherein a tunneling phenomenon occurs on a surface where the source layer and the channel layer are in contact with each other.
Wherein the source layer, the channel layer, and the drain layer are silicon doped with P + , P -, and N + type, respectively.
Wherein the channel layer comprises:
Wherein the side surface of the nanowire is surrounded with a thickness of 3 nm or more and 5 nm or less.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130092634A KR20150016769A (en) | 2013-08-05 | 2013-08-05 | Tunneling Field Effect Transistor and Manufacturing Method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130092634A KR20150016769A (en) | 2013-08-05 | 2013-08-05 | Tunneling Field Effect Transistor and Manufacturing Method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20150016769A true KR20150016769A (en) | 2015-02-13 |
Family
ID=52573394
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020130092634A KR20150016769A (en) | 2013-08-05 | 2013-08-05 | Tunneling Field Effect Transistor and Manufacturing Method thereof |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20150016769A (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018038512A1 (en) * | 2016-08-22 | 2018-03-01 | 한양대학교 산학협력단 | Vertical tunnel field-effect transistor and method for producing same |
CN107799607A (en) * | 2017-10-31 | 2018-03-13 | 沈阳工业大学 | Conduction type is adjustable, and source and drain resistive formula bilateral folds gate transistor and its manufacture method |
CN107819027A (en) * | 2017-10-31 | 2018-03-20 | 沈阳工业大学 | A kind of source and drain resistive formula H-shaped grid-control two-way switch transistor and its manufacture method |
CN108987477A (en) * | 2017-06-02 | 2018-12-11 | 三星电子株式会社 | Vertical tunneling field-effect transistor and its manufacturing method |
KR20190079486A (en) * | 2017-12-27 | 2019-07-05 | 삼성전자주식회사 | Vertical field effect transistor having two-dimensional channel structure |
WO2019168519A1 (en) * | 2018-02-28 | 2019-09-06 | Intel Corporation | Vertical tunneling field-effect transistors |
WO2019168523A1 (en) * | 2018-02-28 | 2019-09-06 | Intel Corporation | Vertical tunneling field-effect transistors |
WO2019168522A1 (en) * | 2018-02-28 | 2019-09-06 | Intel Corporation | Vertical tunneling field-effect transistors |
WO2019168515A1 (en) * | 2018-02-28 | 2019-09-06 | Intel Corporation | Vertical tunneling field-effect transistors |
WO2019168521A1 (en) * | 2018-02-28 | 2019-09-06 | Intel Corporation | Vertical tunneling field-effect transistors |
WO2019182264A1 (en) * | 2018-03-23 | 2019-09-26 | 홍잉 | Vertical nanowire semiconductor device and manufacturing method therefor |
KR20190111725A (en) * | 2018-03-23 | 2019-10-02 | 잉 홍 | Method of nanowire Semiconductor Device |
KR20210080034A (en) * | 2019-12-20 | 2021-06-30 | 서울대학교산학협력단 | Method of fabricating a nanowire TFET with high on-current and a nanowire TFET thereof |
-
2013
- 2013-08-05 KR KR1020130092634A patent/KR20150016769A/en not_active Application Discontinuation
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018038512A1 (en) * | 2016-08-22 | 2018-03-01 | 한양대학교 산학협력단 | Vertical tunnel field-effect transistor and method for producing same |
CN108987477A (en) * | 2017-06-02 | 2018-12-11 | 三星电子株式会社 | Vertical tunneling field-effect transistor and its manufacturing method |
CN108987477B (en) * | 2017-06-02 | 2023-12-15 | 三星电子株式会社 | Vertical tunneling field effect transistor and manufacturing method thereof |
CN107799607A (en) * | 2017-10-31 | 2018-03-13 | 沈阳工业大学 | Conduction type is adjustable, and source and drain resistive formula bilateral folds gate transistor and its manufacture method |
CN107819027A (en) * | 2017-10-31 | 2018-03-20 | 沈阳工业大学 | A kind of source and drain resistive formula H-shaped grid-control two-way switch transistor and its manufacture method |
KR20190079486A (en) * | 2017-12-27 | 2019-07-05 | 삼성전자주식회사 | Vertical field effect transistor having two-dimensional channel structure |
WO2019168515A1 (en) * | 2018-02-28 | 2019-09-06 | Intel Corporation | Vertical tunneling field-effect transistors |
WO2019168522A1 (en) * | 2018-02-28 | 2019-09-06 | Intel Corporation | Vertical tunneling field-effect transistors |
WO2019168523A1 (en) * | 2018-02-28 | 2019-09-06 | Intel Corporation | Vertical tunneling field-effect transistors |
WO2019168521A1 (en) * | 2018-02-28 | 2019-09-06 | Intel Corporation | Vertical tunneling field-effect transistors |
US11335793B2 (en) | 2018-02-28 | 2022-05-17 | Intel Corporation | Vertical tunneling field-effect transistors |
WO2019168519A1 (en) * | 2018-02-28 | 2019-09-06 | Intel Corporation | Vertical tunneling field-effect transistors |
US11862715B2 (en) | 2018-02-28 | 2024-01-02 | Intel Corporation | Vertical tunneling field-effect transistors |
WO2019182264A1 (en) * | 2018-03-23 | 2019-09-26 | 홍잉 | Vertical nanowire semiconductor device and manufacturing method therefor |
KR20190111725A (en) * | 2018-03-23 | 2019-10-02 | 잉 홍 | Method of nanowire Semiconductor Device |
CN111902944A (en) * | 2018-03-23 | 2020-11-06 | 洪瑛 | Vertical nanowire semiconductor device and method of manufacturing the same |
US11342183B2 (en) | 2018-03-23 | 2022-05-24 | Ying Hong | Vertical nanowire semiconductor device and manufacturing method therefor |
KR20210080034A (en) * | 2019-12-20 | 2021-06-30 | 서울대학교산학협력단 | Method of fabricating a nanowire TFET with high on-current and a nanowire TFET thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR20150016769A (en) | Tunneling Field Effect Transistor and Manufacturing Method thereof | |
CN102403356B (en) | Semiconductor device | |
US8829608B2 (en) | Semiconductor device | |
CN105280711B (en) | Charge compensation structure and manufacture for it | |
US20160240614A1 (en) | Semiconductor device and semiconductor package | |
KR101774824B1 (en) | Transistor having germanium channel on silicon nanowire and fabrication method thereof | |
JP2019165206A (en) | Insulated gate semiconductor device and method for manufacturing the same | |
JP2009043966A (en) | Semiconductor apparatus and method of manufacturing the same | |
JP5646044B2 (en) | Silicon carbide semiconductor device and manufacturing method thereof | |
WO2015151185A1 (en) | Semiconductor device | |
JPWO2018034127A1 (en) | Semiconductor device | |
JP2016192479A (en) | Semiconductor device and method for manufacturing the same | |
WO2014083771A1 (en) | Semiconductor element and method for manufacturing same | |
JP4948784B2 (en) | Semiconductor device and manufacturing method thereof | |
JP5886802B2 (en) | Semiconductor device | |
WO2017187856A1 (en) | Semiconductor device | |
US20180166555A1 (en) | Silicon Carbide Vertical MOSFET with Polycrystalline Silicon Channel Layer | |
US9018703B2 (en) | Hybrid high voltage device and manufacturing method thereof | |
JP2023162328A (en) | Vertical field effect transistor and method for its formation | |
KR101682420B1 (en) | Self-aligned heterojunction tunnel field-effect transistor using selective germanium condensation and sidewall processes | |
WO2016029711A1 (en) | Tunnel field effect transistor and manufacturing method thereof | |
JP2003518749A (en) | Silicon carbide LMOSFET with gate breakdown protection | |
JP6293380B1 (en) | Semiconductor device | |
JP3008480B2 (en) | Semiconductor device | |
JP6421337B2 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |