WO2019168523A1

WO2019168523A1 - Vertical tunneling field-effect transistors

Info

Publication number: WO2019168523A1
Application number: PCT/US2018/020204
Authority: WO
Inventors: Cheng-Ying Huang; Jack Kavalieros; Ian Young; Matthew Metz; Willy Rachmady; Uygar AVCI; Ashish Agrawal; Benjamin Chu-Kung
Original assignee: Intel Corporation
Priority date: 2018-02-28
Filing date: 2018-02-28
Publication date: 2019-09-06

Abstract

Tunneling Field Effect Transistors (TFETs) can offer significant performance increases and energy consumption decreases relative to traditional metal oxide semiconductor (MOS) transistors due to a steeper subthreshold slope (for example, smaller sub-threshold swing). In various embodiments, vertical TFETs can be fabricated in trenches, for example, silicon trenches. In another embodiment, vertical TFETs can be used on different material systems acting as a substrate and/or trenches (for example, Si, Ge, III-V semiconductors, GaN, and the like). In another embodiment, the channel can include a gradient layer. In an embodiment, the channel can include an indium(x) gallium(l-x) arsenide (InxGai-xAs) layer. In one embodiment, the tunneling direction in the channel of the vertical TFET can be perpendicular to the Si substrates.

Description

VERTICAL TUNNELING FIELD-EFFECT TRANSISTORS

TECHNICAL FIELD

[0001] The present invention generally relates to integrated circuits. More specifically, the present invention relates to vertical tunneling field-effect transistors.

BACKGROUND

[0002] As transistor size in integrated circuits (ICs) decreases, the power supply voltage to the transistors may also need to decrease. As the power supply voltage decreases, the threshold voltage of the transistors in the ICs may also need to decrease. Lower threshold voltages can be difficult to obtain in conventional metal-oxide-semiconductor field-effect transistors (MOSFETs) because, as the threshold voltage is reduced, the ratio of ON-current to OFF-current may also decrease. The ON-current refers to the current through a MOSFET when a gate voltage applied is above the threshold voltage and could be as high as equal to the supply voltage, and the OFF- current refers to current through a MOSFET when a gate voltage applied is below the threshold voltage and can equal zero volts.

BRIEF DESCRIPTION OF THE FIGURES

[0003] Reference will now be made to the accompanying drawings, which are not necessarily drawn to scale, and wherein:

[0004] FIG. 1 shows a diagram an example transistor, for example, a TFET having lateral structure, in accordance with one or more example embodiments of the disclosure.

[0005] FIG. 2A shows a first view of a transistor, in accordance with one or more example embodiments of the disclosure.

[0006] FIG. 2B shows a diagram of a second view of a transistor, in accordance with one or more example embodiments of the disclosure.

[0007] FIG. 3 A shows a first view of a partial structure of the transistor in the fabrication of a vertical TFET, in accordance with one or more example embodiments of the disclosure.

[0008] FIG. 3B shows a second view of a partial structure of a transistor using the fabrication of a vertical TFET, in accordance with one or more example embodiments of the disclosure.

[0009] FIG. 4 shows a partial structure of the transistor in the fabrication of a vertical TFET, in accordance with one or more example embodiments of the disclosure. [0010] FIG. 5 shows a partial structure of the transistor in the fabrication of a vertical TFT, in accordance with one or more example embodiments of the disclosure.

[0011] FIG. 6 shows one view of a partial structure of the transistor in the fabrication of a vertical TFT, in accordance with one or more example embodiments of the disclosure.

[0012] FIG. 7 shows another view of a partial structure of the transistor in the fabrication of a vertical TFT, in accordance with one or more example embodiments of the disclosure.

[0013] FIG. 8 shows yet another view of a partial structure of the transistor in the fabrication of a vertical TFT, in accordance with one or more example embodiments of the disclosure.

[0014] FIG. 9 shows another of a partial structure of the transistor in the fabrication of a vertical TFT, in accordance with one or more example embodiments of the disclosure.

[0015] FIG. 10 shows a view of a partial structure of the transistor in the fabrication of a vertical TFT, in accordance with one or more example embodiments of the disclosure.

[0016] FIG. 11 shows a view of a partial structure of the transistor in the fabrication of a vertical TFT in accordance with one or more example embodiments of the disclosure.

[0017] FIG. 12 shows a view of a partial structure of the transistor in the fabrication of a vertical TFT, in accordance with one or more example embodiments of the disclosure.

[0018] FIG. 13 shows a view of a partial structure of the transistor in the fabrication of a vertical TFT, in accordance with one or more example embodiments of the disclosure.

[0019] FIG. 14 shows a diagram of an example flow diagram for the fabrication of a vertical TFET, in accordance with example embodiments of the disclosure.

[0020] FIG. 15 depicts an example of a system, in accordance with one or more embodiments of the disclosure.

DETAILED DESCRIPTION

[0021] Embodiments of the disclosure are described more fully hereinafter with reference to the accompanying drawings, in which example embodiments of the disclosure are shown. This disclosure may, however, be embodied in many different forms and should not be construed as limited to the example embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art. Like numbers refer to like, but not necessarily the same or identical, elements throughout.

[0022] The following embodiments are described in sufficient detail to enable at least those skilled in the art to understand and use the disclosure. It is to be understood that other embodiments would be evident based on the present disclosure and that process, mechanical, material, dimensional, process equipment, and parametric changes may be made without departing from the scope of the present disclosure.

[0023] In the following description, numerous specific details are given to provide a thorough understanding of various embodiments of the disclosure. However, it will be apparent that the disclosure may be practiced without these specific details. In order to avoid obscuring the present disclosure, some well-known system configurations and process steps may not be disclosed in full detail. Likewise, the drawings showing embodiments of the disclosure are semi-diagrammatic and not to scale and, particularly, some of the dimensions are for the clarity of presentation and may be exaggerated in the drawings. In addition, where multiple embodiments are disclosed and described as having some features in common, for clarity and ease of illustration, description, and comprehension thereof, similar and like features will ordinarily be described with like reference numerals even if the features are not identical.

[0024] The term“horizontal” as used herein may be defined as a direction parallel to a plane or surface (for example, surface of a substrate), regardless of its orientation. The term“vertical,” as used herein, may refer to a direction orthogonal to the horizontal direction as just described. Terms, such as“on,”“above,”“below,”“bottom,”“top,”“side” (as in“sidewall”),“higher,” “lower,”“upper,”“over,” and“under,” may be referenced with respect to a horizontal plane, where the horizontal plane can include an x-y plane, a x-z plane, or a y-z plane, as the case may be. The terms“on,”“over,”“above,”“higher,”“positioned on,” or“positioned atop” mean that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements such as an interface structure can be present between the first element and the second element. The term“direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary elements at the interface between the two elements. The term“processing” as used herein includes deposition of material or photoresist, patterning, exposure, development, etching, cleaning, ablating, polishing, and/or removal of the material or photoresist as required in formation of a described structure.

[0025] “An embodiment,”“various embodiments,” and the like indicate embodiment(s) so described may include particular features, structures, or characteristics, but not every embodiment necessarily includes the particular features, structures, or characteristics. Some embodiments may have some, all, or none of the features described for other embodiments.“First,”“second,”“third,” and the like describe a common object and indicate different instances of like objects are being referred to. Such adjectives do not imply objects so described must be in a given sequence, either temporally, spatially, in ranking, or in any other manner.“Connected” may indicate elements are in direct physical or electrical contact with each other and“coupled” may indicate elements co operate or interact with each other, but they may or may not be in direct physical or electrical contact. Also, while similar or same numbers may be used to designate same or similar parts in different figures, doing so does not mean all figures including similar or same numbers constitute a single or same embodiment. The terms“perpendicular,”“orthogonal,”“coplanar,” and/or “parallel” may mean substantially perpendicular, orthogonal, coplanar, or parallel, respectively (e.g., perpendicular within +/- 10 degrees). Further, the figures shown herein may not have precisely vertical or horizontal edges, but rather may have some finite slope and have surface roughness, as is to be expected for fabricated devices.

[0026] Tunneling field effect transistors (TFETs) represent a class of transistors that can feature performance increases and energy consumption decreases due to a steeper subthreshold slope (for example, smaller sub-threshold swing) in comparison to MOSFETs. A TFET structure can be similar to a MOSFET structure, except that the source and drain terminals of a TFET can be doped of opposite type; that is, a source can be p-type, while the drain can be n-type (or vice- versa). For example, a TFET device structure can include a p-type, intrinsic, n-type (P-I-N or PIN) junction, in which the electrostatic potential of the intrinsic region can be controlled by a gate terminal.

[0027] In various embodiments, a fin-based TFET can refer to a transistor architecture that implements raised channels (that is, fins), referred to herein also as merely the channel, from source to drain. One characteristic of a fin-based TFET can be that the channel can be wrapped by a fin, which can form the body of the fin-based TFET device. In one embodiment, the thickness of the channel (for example, measured in the direction from source to drain) can determine the effective channel length of the device. In an embodiment, the wrap-around gate structure can provide electrical control over the channel and can reduce the leakage current and other short- channel effects, such as drain-induced barrier lowering (DIBL). Such effects can make it less likely for the voltage on a gate electrode to deplete the channel underneath the gate electrode and thereby stop the flow of carriers through the channel, which can cause the transistor be turned off. By raising the channel above the surface of the wafer instead of creating the channel just below the surface, it can be possible to wrap the gate around all but one of the gate’s sides, providing greater electrostatic control over the carriers within the channel. Further, in one embodiment, nonplanar devices such as fin-based TFETs can be more compact than planar transistors, thereby enabling higher transistor density, which can translate to smaller overall sizes for microelectronic devices. [0028] In one embodiment, vertical fin-based TFETs (also referred to herein simply as vertical TFETs) can be fabricated in trenches, for example, silicon trenches. In another embodiment, vertical TFETs can be used on different material systems acting as a substrate and/or trenches. For example, the vertical TFETs can be used on silicon (Si), germanium (Ge), III-V semiconductors, gallium nitride (GaN), and the like.

[0029] In another embodiment, the vertical TFETs can be fabricated using an aspect ratio trapping (ART) approach. In one embodiment, ART can refer to can generally refer to the technique(s) of causing defects to terminate at non-crystalline sidewalls (for example, dielectric sidewalls), where the sidewalls are sufficiently high relative to the size of a growth area associated with depositing various layers, so as to trap most, if not all, of the defects.

[0030] In one embodiment, the tunneling direction for the carriers in the channel of the vertical TFET can be substantially perpendicular to the surface of the substrate (for example, p-type silicon substrate) on which the TFET is fabricated. In one embodiment, this tunneling direction for vertical TFETs can be different, that is perpendicular or near perpendicular, than the tunneling direction in the channel of lateral TFETs.

[0031] In one embodiment, to reduce gate-induced drain leakage, the drain of the vertical TFET can have a wider band gap than the material used for channel. In one embodiment, for example, in an embodiment used in connection with homojunction TFETs, the drain, channel, and source can include the same or substantially similar materials, while the source is n-doped, the channel is unintentionally doped, and the drain is p-doped.

[0032] In one embodiment, channel of the vertical transistors described herein can include an indium(x) gallium(l-x) arsenide (In_xGai-_xAs) layer. In an embodiment, the channel can represent a gradient layer. In another embodiment, for a portion of the channel representing a side of the channel that is proximate to the source, for example, a source comprising p-doped gallium antimonide, the channel can have an x approximately equal to 1, that is, an indium composition percentage in the indium(x) gallium(l-x) arsenide (In_xGai-_xAs) layer of approximately 100%.

Accordingly, the source-channel junction can include a small band-gap material (InAs). In one embodiment, for a portion of the channel representing a side of the channel that is proximate to the drain (to be discussed below), for example, a drain comprising an n-doped indium phosphide, the channel can have an x approximately equal to 0.53, that is, an indium composition percentage in the indium(x) gallium(l-x) arsenide (In_xGai-_xAs) layer of approximately 53%. In an embodiment, the channel can be gradually graded to 53% InGaAs at the channel-drain junction.

In an embodiment, this increase in gallium and corresponding decrease in indium in the In_xGai- _xAs layer channel can lead to an increase in the band gap energy along the electron transport direction perpendicular to the substrate, thereby reducing leakage on the drain side. In another embodiment, an Ino.53Gao.47As portion of a channel layer at the channel-drain junction can be lattice matched to an n-doped InP drain layer, while an InAs portion of a channel layer at a channel-source junction can be lattice-matched to a p-doped GaSb source layer.

[0033] In one embodiment, a junction of the vertical TFET comprising a source (for example, a source comprising p-doped indium gallium arsenide or a p-doped indium gallium antimonide), a channel (for example, a channel comprising unintentionally doped indium gallium arsenide), and a drain (for example, a drain comprising an n-doped indium phosphide) be gated at a (110) sidewall of the channel.

[0034] In one embodiment, the design and fabrication of a vertical TFET can reduce and/or simplify the fabrication steps needed for the vertical TFET, for example, as compared with a lateral TFET. For example, in one embodiment, there may not be a need to a dual p-source, n- drain regrowth process in the fabrication of the vertical TFET as compared with the structure and/or fabrication of a lateral TFET.

[0035] In one embodiment, the tunneling junction, that is the channel of the vertical TFET may need to be regrown. In contrast, the channel of a vertical tunneling junction may not need to be regrown in the vertical TFETs, as compared with lateral TFETs. Accordingly, the vertical tunneling junction may not be exposed to ambient (for example, air) during fabrication, leading to fewer defects, fewer trap-assisted tunneling, and/or fewer Schottky -Reed-Hall (SRH) leakage. In one embodiment, vertical TFETs can have better scalability in fabrication as compared with lateral TFETs.

[0036] FIG. 1 shows a diagram an example transistor, for example, a TFET having lateral structure in accordance with one or more example embodiments of the disclosure. In one embodiment, the transistor 100 can include a substrate 102. In one embodiment, the substrate 102 can refer to a solid (usually planar) substance onto which a layer of another substance is applied, and to which that second substance adheres. In another embodiment, the substrate 102 can include a silicon substrate. In one embodiment, the substrate 102 can include a p-doped silicon substrate.

In one embodiment, the substrate 102 can be a thin slice of material such as silicon, silicon oxide, silicon dioxide, aluminum oxide, sapphire, an alloy of silicon and germanium, and/or indium phosphide (InP), and the like. In one embodiment, the substrate 102 can include a semiconductor material (for example, monocry stalline silicon, germanium, silicon germanium, SiGe, and/or a III-

V materials based material (for example, gallium arsenide, GaAs), or any combination thereof).

[0037] In one embodiment, the transistor 100 can include a buffer layer 104. In one embodiment, the buffer layer 104 can include any material suitable to insulate adjacent devices and prevent current leakage. The buffer layer 104 can provide field isolation regions that isolate one channel (fin) from other channels (fins, not shown), for example, other channels on adjacent devices. In one embodiment, the buffer layer 104 can include an oxide layer (for example, silicon dioxide), or any other electrically insulating layer. In one embodiment, the buffer layer 104 can include an interlayer dielectric (ILD), such as silicon dioxide. In one embodiment, the buffer layer 104 may include polyimide, epoxy, photodefinable materials (for example, benzocyclobutene, BCB), WPR-series materials, and/or spin-on-glass. In one embodiment, the buffer layer 104 can include a low permittivity (low-k) ILD layer. In one embodiment, low-k can refer to dielectrics having a dielectric constant (permittivity k) lower than the permittivity of silicon dioxide. In one embodiment, the thickness of the buffer layer 104 can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the buffer layer 104 can be deposited using physical vapor deposition (PVD), chemical vapor deposition (CVD), metal organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), and/or atomic layer deposition (ALD), and the like.

[0038] In one embodiment, the transistor 100 can include a channel 106. In another embodiment, the channel 106 can include an indium arsenide (InAs) material. In one embodiment, the channel 106 can include an amorphous oxide semiconductor. In another embodiment, the channel 106 can include a zinc oxide (ZnO), an indium gallium zinc oxide (IGZO), an indium tin oxide (ITO) or an antimony oxide material and/or the like. In one embodiment, the channel 106 may include a material that has a wide-band gap with respect to silicon (approximately 1.1 eV). In one embodiment, the channel 106 can include black phosphorous, amorphous silicon, germanium, carbon nanotube, and the like. In one embodiment, the channel 106 can include silicon, germanium, indium gallium arsenide (InGaAs), gallium nitride (GaN), amorphous semiconductors such as amorphous silicon (a-Si), amorphous germanium (a-Ge), poly crystalline germanium, poly crystalline silicon, and/or poly crystalline InGaAs, and the like. In one embodiment, the channel thickness can depend on which technology is used to generate the transistor. In another embodiment, the channel 106 can be approximately 3 nm to approximately 50 nm thick, with example thicknesses of approximately 5 nm to approximately 20 nm. In one embodiment, the channel 106 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0039] In one embodiment, the transistor 100 can include a source 108. In another embodiment, the source 108 can include a p-doped gallium antimonide (p+ GaSb) layer. In another embodiment, the source 108 can include a nonreactive metal. In one embodiment, the source 108 can include tungsten, titanium nitride, aluminum, titanium, tantalum nitride, cobalt, and/or nickel. In another embodiment, the source 108 can include an p-doped indium gallium arsenide layer. In one embodiment, the source 108 can include silicon. In another embodiment, the silicon material may be p-doped. In another embodiment, the source 108 can be fabricated using MBE. In another embodiment, the source 108 can include doped or undoped black phosphorous, titanium, tantalum, cobalt, molybdenum, titanium nitride, tantalum nitride, hafnium, copper, gadolinium, and the like. In one embodiment, the source 108 can include silicon, germanium, silicon germanium (SiGe), indium phosphide (InP), indium arsenide (InAs), indium gallium arsenide (InGaAs), gallium nitride (GaN), gallium arsenide antimonide (GaAsSb), amorphous semiconductors such as zinc oxide (ZnO), indium gallium zinc oxide (IGZO), amorphous silicon (a-Si), amorphous germanium (a-Ge), poly crystalline germanium, poly crystalline silicon, and/or polycrystalline InGaAs, and the like. In one embodiment, the doping can include generating electron vacancies in the source 108. In one embodiment, source can include gettering materials. In one embodiment, the gettering materials can getter sulfur. In one embodiment, the source 108 can be doped, for example, by creating vacancies of sulfur and selenium. In one embodiment, the source 108 can be doped with oxygen vacancies if the source comprises an oxide or a multi-material system. In another embodiment, the source can be doped with phosphorous, boron, aluminum, tin, hafnium, titanium, copper, indium, and/or arsenic if the source 108 comprises a non-oxide a single-material semiconductor. In another embodiment, the source 206 can be approximately 1 nanometer to approximately 100 nm thick, with example thicknesses of approximately 10 nmto approximately 50 nm thick. In one embodiment, the source

108 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0040] In one embodiment, the transistor 100 can include a drain 110. In another embodiment, the drain 110 can include an n-doped indium arsenide (n+ InAs) layer. In another embodiment, the drain 110 can include a nonreactive metal. In one embodiment, the drain 110 can include tungsten and/or titanium nitride, aluminum, titanium, tantalum nitride, cobalt, and/or nickel material. In another embodiment, the drain 110 can include an n-doped indium gallium arsenide layer. In one embodiment, the drain 110 can include silicon. In another embodiment, the silicon material may be n-doped. In another embodiment, the drain 110 can be fabricated using MBE. In another embodiment, the drain 110 can include doped or undoped black phosphorous, titanium, tantalum, cobalt, molybdenum, titanium nitride, tantalum nitride, hafnium, copper, gadolinium, and the like. In one embodiment, the drain 110 can include silicon, germanium, silicon germanium

(SiGe), indium phosphide (InP), indium arsenide (InAs), indium gallium arsenide (InGaAs), gallium nitride (GaN), gallium nitride (GaN), gallium arsenide antimonide (GaAsSb), amorphous semiconductors such as zinc oxide (ZnO), indium gallium zinc oxide (IGZO), amorphous silicon (a-Si), amorphous germanium (a-Ge), poly crystalline germanium, poly crystalline silicon, and/or poly crystalline InGaAs, and the like. In one embodiment, the doping can include generating excess electron in the drain 110. In another embodiment, the source can be doped with phosphorous, boron, aluminum, tin, hafnium, titanium, copper, indium, and/or arsenic if the drain 110 comprises a non-oxide a single-material semiconductor. In another embodiment, the drain 110 can be approximately 1 nanometer to approximately 100 nm thick, with example thicknesses of approximately 10 nm to approximately 50 nm thick. In one embodiment, the drain 110 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0041] In one embodiment, the transistor 100 can include a source contact 112 (also known as a contact electrode). In one embodiment, the source contact 112 can include a metal. In one embodiment, the source contact 112 can include gold, copper, silver, aluminum, zinc, tin, platinum, titanium, titanium nitride, tantalum nitride, silicide, tungsten, palladium, molybdenum, germanium, ruthenium, nickel any of the like. The source contact 112 can include any alloys of such materials. In one embodiment, the source contact 112 can have a thickness of approximately 2 nmto approximately 100 nm, with example thicknesses of approximately 5 nmto approximately 20 nm. In one embodiment, the source contact 112 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0042] In one embodiment, the transistor 100 can include a drain contact 114. In one embodiment, the drain contact 114 can include a metal. In one embodiment, the drain contact 114 can include gold, copper, silver, aluminum, zinc, tin, platinum, titanium, titanium nitride, tantalum nitride, silicide, tungsten, palladium, molybdenum, germanium, ruthenium, nickel any of the like.

The drain contact 114 can include any alloys of such materials. In one embodiment, the drain contract 114 can have a thickness of approximately 2 nm to approximately 100 nm , with example thicknesses of approximately 5 nmto approximately 20 nm. In one embodiment, the drain contract

114 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0043] In one embodiment, the transistor 100 can include a gate dielectric 116. In one embodiment, the gate dielectric 116 can include a dielectric material. In another embodiment, the gate dielectric 116 can include silicon oxide. In another embodiment, the gate dielectric 116 can include a high-K dielectric material. In another embodiment, the high-K material, for example, hafnium oxide, tantalum oxide, titanium oxide, aluminum oxide, silicon dioxide, silicon nitride and the like. In one embodiment, an electroglass (EG) can be used as the gate dielectric 116. In one embodiment, the gate dielectric 116 can include hexagonal boron nitride (HBN). In one embodiment, the gate dielectric 116 can be deposited using PVD, CVD, MOCVD, MBE, and/or

ALD, and the like. In one embodiment, the gate dielectric 116 can have a thickness of approximately 1 nm to approximately 10 nm, with an example thickness of approximately 2 nm to approximately 4 nm.

[0044] In one embodiment, the transistor 100 can include a gate 118. In one embodiment, a gate 118 can be deposited on the gate dielectric 116. In another embodiment, the gate 118 can include a metal. In another embodiment, the gate 118 can include a transition metal. In one embodiment, the gate 118 can be used to tune the threshold voltage of the device. In one embodiment, gate 118 can include titanium nitride, cobalt, tungsten, cobalt, tungsten, palladium, molybdenum, germanium, ruthenium, nickel, titanium silicide, tungsten, nickel, tantalum nitride (TaN), silicide and/or platinum. In one embodiment, the gate 118 can be deposited using PVD, CVD, MOCVD, MBE and/or ALD, and the like. In one embodiment, the gate 118 can have a thickness of approximately 30 nm to approximately 100 nm, with an example thickness of approximately 40 nm to approximately 60 nm.

[0045] In one embodiment, the transistor 100 can include spacers 120 and 122. In an embodiment, the spacers 120 and 122 can serve to provide electrical insulation between the gate 118 and the source 108 and/or the drain 110. In one embodiment, the spacers 120 and 122 can include silicon oxide or silicon nitride. The spacer can be serve to prevent the source 108 and/or drain 110 from making electrical contact to the gate 118.

[0046] FIG. 2A shows a first view of a vertical TFET transistor 200 in accordance with one or more example embodiments of the disclosure. In particular, a second view, that is a cross- sectional view in the direction of 1-1’ of the vertical TFET transistor 200 as shown in FIG. 2A can be seen in FIG. 2B, to be discussed further below. In one embodiment, the transistor 200 can include a substrate 202. In another embodiment, the substrate 202 can include a silicon layer. In one embodiment, the substrate 202 can refer to a solid (usually planar) substance onto which a layer of another substance is applied, and to which that second substance adheres. In another embodiment, the substrate 202 can include a silicon substrate. In one embodiment, the substrate 202 can include a p-doped silicon substrate. In one embodiment, the substrate 202 can be a thin slice of material such as silicon, silicon oxide, silicon dioxide, aluminum oxide, sapphire, an alloy of silicon and germanium, and/or indium phosphide (InP), and the like. In one embodiment, the substrate 202 can include a semiconductor material (for example, monocry stalline silicon, germanium, silicon germanium, SiGe, and/or a III-V materials based material (for example, gallium arsenide, GaAs), or any combination thereof). In an embodiment, the substrate 202 can include gallium antimonide (GaSb), silicon on insulator (SOI), germanium on insulator (GOI), or a III-V semiconductor material on silicon (III-V-OI). [0047] In one embodiment, the transistor 200 can include a buffer layer 204 (also referred to herein as a buffer material). In another embodiment, the buffer layer 204 can include a III-V material buffer layer. In one embodiment, the partial structure 200 of the vertical TFET can include a buffer layer 204. In one embodiment, the buffer layer 204 can include any material suitable to insulate adjacent devices and prevent current leakage. In one embodiment, the buffer layer 204 can provide field isolation regions that isolate one fin from other fins (not shown), for example, other fins on adjacent devices. In one embodiment, the buffer layer 204 can include an oxide layer (for example, silicon dioxide), or any other electrically insulating layer. In one embodiment, the buffer layer 204 can include an interlayer dielectric (ILD), such as silicon dioxide. In one embodiment, the buffer layer 204 may include polyimide, epoxy, photodefmable materials (for example, benzocyclobutene, BCB), WPR-series materials, and/or spin-on-glass. In one embodiment, the buffer layer 204 can include a low permittivity (low-k) ILD layer. In one embodiment, low-k can refer to dielectrics having a dielectric constant (permittivity k) lower than the permittivity of silicon dioxide. In one embodiment, the thickness of the buffer layer 204 can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the buffer layer 204 can be deposited using physical vapor deposition (PVD), chemical vapor deposition (CVD), metal organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), and/or atomic layer deposition (ALD), and the like.

[0048] In an embodiment, the transistor 200 can include an STI layer (not shown). In an embodiment, the STI layer (shown and described in connection with FIG. 2B) can be patterned and etched to form trenches, such as trench 205, using one of the patterning and etching techniques known to one of ordinary skill in the art. In one embodiment, the trench 205 can have a depth D of approximately 50 nm to about 300 nm and a width W of approximately 5 nm to about 20 nm. In one embodiment, an aspect ratio of the trench 205 (D/W) can determine the thickness of the various layers deposited through that trench. In another embodiment, the higher the D/W ratio of the trench, the thicker the various layers can be.

[0049] In one embodiment, the transistor 200 can include a source 206. In one embodiment, the source 206 can include a first portion and a second portion. In another embodiment, the source

206 can include a p-doped indium gallium arsenide layer. In another embodiment, the source 206 can include a nonreactive metal. In one embodiment, the source 206 can include tungsten, titanium nitride, aluminum, titanium, tantalum nitride, cobalt, and/or nickel. In one embodiment, the source

206 can include silicon. In another embodiment, the silicon material may be p-doped. In another embodiment, the source 206 can include doped or undoped black phosphorous, titanium, tantalum, cobalt, molybdenum, titanium nitride, tantalum nitride, hafnium, copper, gadolinium, and the like.

In one embodiment, the source 206 can include silicon, germanium, silicon germanium (SiGe), indium phosphide (InP), indium arsenide (InAs), indium gallium arsenide (InGaAs), gallium nitride (GaN), amorphous semiconductors such as zinc oxide (ZnO), indium gallium zinc oxide

(IGZO), amorphous silicon (a-Si), amorphous germanium (a-Ge), polycrystalline germanium, poly crystalline silicon, and/or polycrystalline InGaAs, and the like. In one embodiment, the doping can include generating electron vacancies in the source 206. In one embodiment, source can include gettering materials. In one embodiment, the gettering materials can getter sulfur. In one embodiment, the source 206 can be doped, for example, by creating vacancies of sulfur and selenium. In one embodiment, the source 206 can be doped with oxygen vacancies if the source comprises an oxide or a multi-material system. In another embodiment, the source can be doped with phosphorous, boron, aluminum, tin, hafnium, titanium, copper, indium, and/or arsenic if the source 206 comprises a non-oxide a single-material semiconductor. In another embodiment, the source 206 can be approximately 1 nanometer to approximately 100 nm thick, with example thicknesses of approximately 10 nmto approximately 50 nm thick. In one embodiment, the source

206 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0050] In one embodiment, the transistor 200 can include a channel 208. In one embodiment, the channel 208 is formed on the first portion of the source 206. In one embodiment, the channel

208 includes a first portion and a second portion. In another embodiment, the channel 208 can include a unintentionally doped (UID) indium gallium arsenide layer. In one embodiment, UID can refer to dopants that may be integrated into a layer, for example, during the fabrication of that layer, from the environment and/or processes that the layer is exposed to, often in an uncontrolled manner. In one embodiment, the channel 208 can include an amorphous oxide semiconductor. In another embodiment, the channel 208 can include a zinc oxide (ZnO), an indium gallium zinc oxide (IGZO), an indium tin oxide (ITO) or an antimony oxide material and/or the like. In one embodiment, the channel 208 may include a material that has a wide-band gap with respect to silicon (approximately 1.1 eV). In one embodiment, the channel 208 can include black phosphorous, amorphous silicon, germanium, carbon nanotube, and the like. In one embodiment, the channel 208 can include silicon, germanium,, gallium nitride (GaN), amorphous semiconductors such as amorphous silicon (a-Si), amorphous germanium (a-Ge), poly crystalline germanium, poly crystalline silicon, and/or poly crystalline InGaAs, and the like. In one embodiment, the channel thickness can depend on which technology is used to generate the transistor. In another embodiment, the channel 208 can be approximately 3 nm to approximately

50 nm thick, with example thicknesses of approximately 5 nm to approximately 20 nm. In one embodiment, the channel 208 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0051] In an embodiment, the transistor can include a drain 212. In one embodiment, the drain 212 is formed on the second portion of the channel 208 and on a sidewall of the gate dielectric 216. In another embodiment, the drain 212 can include an n-doped indium phosphide layer. In another embodiment, the drain 212 can include a nonreactive metal. In one embodiment, the drain 212 can include tungsten and/or titanium nitride, aluminum, titanium, tantalum nitride, cobalt, and/or nickel material. In another embodiment, the drain 212 can include an n-doped indium gallium arsenide layer. In one embodiment, the drain 212 can include silicon. In another embodiment, the silicon material may be n-doped. In another embodiment, the drain 212 can include doped or undoped black phosphorous, titanium, tantalum, cobalt, molybdenum, titanium nitride, tantalum nitride, hafnium, copper, gadolinium, and the like. In one embodiment, the drain 212 can include silicon, germanium, silicon germanium (SiGe), indium arsenide (InAs), indium gallium arsenide (InGaAs), gallium nitride (GaN), gallium nitride (GaN), gallium arsenide antimonide (GaAsSb), amorphous semiconductors such as zinc oxide (ZnO), indium gallium zinc oxide (IGZO), amorphous silicon (a-Si), amorphous germanium (a-Ge), polycrystalline germanium, poly crystalline silicon, and/or poly crystalline InGaAs, and the like. In one embodiment, the doping can include generating excess electron in the drain 212. In another embodiment, the source can be doped with phosphorous, boron, aluminum, tin, hafnium, titanium, copper, indium, and/or arsenic if the drain 212 comprises a non-oxide a single-material semiconductor. In another embodiment, the drain 212 can be approximately 1 nanometer to approximately 100 nm thick, with example thicknesses of approximately 10 nm to approximately 50 nm thick. In one embodiment, the drain 212 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0052] In one embodiment, the transistor 200 can include a gate dielectric 216. In one embodiment, the gate dielectric 216 is formed on the first portion of the channel 208. In one embodiment, the gate dielectric 216 can include a dielectric material. In another embodiment, the gate dielectric 216 can include silicon oxide. In another embodiment, the gate dielectric 216 can include a high-K dielectric material. In another embodiment, the high-K material, for example, hafnium oxide, tantalum oxide, titanium oxide, aluminum oxide, silicon dioxide, silicon nitride and the like. In one embodiment, an electroglass (EG) can be used as the gate dielectric 216. In one embodiment, the gate dielectric 216 can include hexagonal boron nitride (HBN). In one embodiment, the gate material can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like. In one embodiment, the gate dielectric 216 can have a thickness of approximately 1 nm to approximately 10 nm, with an example thickness of approximately 2 nm to approximately 4 nm.

[0053] In another embodiment, the transistor 200 can include a gate 218. In one embodiment, a gate 218 can be deposited on the gate dielectric 216. In another embodiment, the gate 218 can include a metal. In another embodiment, the gate 218 can include a transition metal. In one embodiment, the gate 218 can be used to tune the threshold voltage of the device. In one embodiment, gate 218 can include titanium nitride, cobalt, tungsten, cobalt, tungsten, palladium, molybdenum, germanium, ruthenium, nickel, titanium silicide, tungsten, nickel, tantalum nitride (TaN), silicide and/or platinum. In one embodiment, the gate 218 can be deposited using PVD, CVD, MOCVD, MBE and/or ALD, and the like. In one embodiment, the gate 218 can have a thickness of approximately 30 nm to approximately 100 nm, with an example thickness of approximately 40 nm to approximately 60 nm. In one embodiment, label 211 serves as a visual indication of the wrap-around gate structure of the vertical TFET transistor 200.

[0054] In one embodiment, the transistor 200 can include a drain contact 214. In one embodiment, the drain contact 214 is formed on the second portion of the channel 208. In one embodiment, the drain contact 214 can include a metal. In one embodiment, the metal can include gold, copper, silver, aluminum, zinc, tin, platinum, titanium, titanium nitride, tantalum nitride, silicide, tungsten, palladium, molybdenum, germanium, ruthenium, nickel any of the like. The drain contact 214 can include any alloys of such materials. In one embodiment, the drain contract 214 can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nmto approximately 20 nm. In one embodiment, the drain contract 214 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0055] In another embodiment, the transistor 200 can include spacers 220 and 222. In an embodiment, the spacers 220 and 222 can serve to provide electrical insulation between the gate 218 and the source 206 and/or the drain 212. In one embodiment, the spacers 220 and 222 can include silicon oxide or silicon nitride. The spacer can be serve to prevent the source 206 and/or drain 212 from making electrical contact to the gate 218.

[0056] In one embodiment, the spacers 220 and 222 can have a triangle shape (not shown). This can be due, for example, to an etching step involved in the fabrication of the spacers 220 and 222. That is, the spacers 220 and 222 may be first deposited as a blanket layer, and then an etch can be used to remove a portion of the insulating spacers 220 and 222 that might remain underneath the source 206 and/or drain 212. In one embodiment, the etch can be a directional etch. In another embodiment, the etch may not etch straight downward (in the negative z direction); rather, the etch may have a slight slant and etch more of the top of the spacers 220 and 222 as well, giving rise to the triangular shape of the spacers 220 and 222.

[0057] FIG. 2B shows a diagram of a second view of a transistor 201 in accordance with one or more example embodiments of the disclosure. In particular, the second view of the transistor 201 comprises a cross-sectional view in the direction of l- of the transistor 200 as shown in FIG. 2A. In one embodiment, the transistor 201 can include a substrate 202. In one embodiment, the substrate 202 can refer to a solid (usually planar) substance onto which a layer of another substance is applied, and to which that second substance adheres. In another embodiment, the substrate 202 can include a silicon substrate. In one embodiment, the substrate 202 can include a p-doped silicon substrate. In one embodiment, the substrate 202 can be a thin slice of material such as silicon, silicon oxide, silicon dioxide, aluminum oxide, sapphire, an alloy of silicon and germanium, and/or indium phosphide (InP), and the like. In one embodiment, the substrate 202 can include a semiconductor material (for example, monocrystalline silicon, germanium, silicon germanium, SiGe, and/or a III-V materials based material (for example, gallium arsenide, GaAs), or any combination thereof).

[0058] In one embodiment, the transistor 201 can include a shallow trench isolation layer (STI layer) 203. In one embodiment, the shallow trench isolation layer 203 (also referred to herein as an isolation structure) can include any material suitable to insulate adjacent devices and prevent current leakage. In one embodiment, the STI layer can provide field isolation regions that isolate one fin from other fins (not shown), for example, other fins on adjacent devices. In one embodiment, the shallow trench isolation layer 203 can include an oxide layer (for example, silicon dioxide), or any other electrically insulating layer. In one embodiment, the shallow trench isolation layer 203 can include an ILD, such as silicon dioxide. In one embodiment, the shallow trench isolation layer 203 may include polyimide, epoxy, photodefinable materials (for example, benzocyclobutene, BCB), WPR-series materials, and/or spin-on-glass. In one embodiment, the shallow trench isolation layer 203 can include a low permittivity (low-k) ILD layer. In one embodiment, low-k can refer to dielectrics having a dielectric constant (permittivity k) lower than the permittivity of silicon dioxide. In one embodiment, the thickness of the shallow trench isolation layer 203 can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the shallow trench isolation layer 203 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0059] In an embodiment, the STI layer 203 can be patterned and etched to form trenches, such as trench 205, using one of the patterning and etching techniques known to one of ordinary skill in the art. In one embodiment, the trench 205 can have a depth D of approximately 50 nm to about 300 nm and a width W of approximately 5 nm to about 20 nm. In one embodiment, an aspect ratio of the trench 205 (D/W) can determine the thickness of the various layers deposited through that trench. In another embodiment, the higher the D/W ratio of the trench, the thicker the various layers can be.

[0060] In one embodiment, the transistor 201 can include a buffer layer 204. In one embodiment, the buffer layer 204 can include a III-V semiconductor material. In another embodiment, the buffer layer 204 can include a III-V semiconductor material layer. Such III-V semiconductor material layers can include those materials that are formed by combining group III elements (for example, including Al, Ga, In) with group V elements (for example, including N, P, As, Sb). For example, some III-V semiconductor materials can include, but not be limited to, GaAs, InP GaP and GaN. In one embodiment, the buffer layer 204 can include any material suitable to insulate adjacent devices and prevent current leakage. In one embodiment, the thickness of the buffer layer 204 can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the buffer layer 204 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0061] In one embodiment, the transistor 201 can include a source 206. In another embodiment, the source 206 can include a p-doped indium gallium arsenide layer. In another embodiment, the source 206 can include a nonreactive metal. In one embodiment, the source 206 can include tungsten, titanium nitride, aluminum, titanium, tantalum nitride, cobalt, and/or nickel. In one embodiment, the source 206 can include silicon. In another embodiment, the silicon material may be p-doped. In another embodiment, the source 206 can include doped or undoped black phosphorous, titanium, tantalum, cobalt, molybdenum, titanium nitride, tantalum nitride, hafnium, copper, gadolinium, and the like. In one embodiment, the source 206 can include silicon, germanium, silicon germanium (SiGe), indium phosphide (InP), indium arsenide (InAs), indium gallium arsenide (InGaAs), gallium nitride (GaN), amorphous semiconductors such as zinc oxide (ZnO), indium gallium zinc oxide (IGZO), amorphous silicon (a-Si), amorphous germanium (a- Ge), poly crystalline germanium, poly crystalline silicon, and/or polycrystalline InGaAs, and the like. In one embodiment, the doping can include generating electron vacancies in the source 206. In one embodiment, the gettering materials can getter sulfur. In one embodiment, the source 206 can be doped, for example, by creating vacancies of sulfur and selenium. In one embodiment, the source 206 can be doped with oxygen vacancies if the source comprises an oxide or a multi material system. In another embodiment, the source can be doped with phosphorous, boron, aluminum, tin, hafnium, titanium, copper, indium, and/or arsenic if the source 206 comprises a non-oxide a single-material semiconductor. In another embodiment, the source 206 can be approximately 1 nm to approximately 100 nm thick, with example thicknesses of approximately 10 nm to approximately 50 nm thick. In one embodiment, the source 206 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0062] In one embodiment, the transistor 201 can include a channel 208. In another embodiment, the channel 208 can include an unintentionally doped (UID) indium gallium arsenide layer. In one embodiment, the channel 208 can include an amorphous oxide semiconductor. In another embodiment, the channel 208 can include a zinc oxide (ZnO), an indium gallium zinc oxide (IGZO), an indium tin oxide (ITO) or an antimony oxide material and/or the like. In one embodiment, the channel 208 may include a material that has a wide-band gap with respect to silicon (approximately 1.1 eV). In one embodiment, the channel 208 can include black phosphorous, amorphous silicon, germanium, carbon nanotube, and the like. In one embodiment, the channel 208 can include silicon, germanium, gallium nitride (GaN), amorphous semiconductors such as amorphous silicon (a-Si), amorphous germanium (a-Ge), poly crystalline germanium, poly crystalline silicon, and/or poly crystalline InGaAs, and the like. In one embodiment, the channel thickness can depend on which technology is used to generate the transistor. In another embodiment, the channel 208 can be approximately 3 nm to approximately 50 nm thick, with example thicknesses of approximately 5 nm to approximately 20 nm. In one embodiment, the channel 208 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0063] In another embodiment, the transistor 201 can include a gate dielectric 216. In one embodiment, the gate dielectric 216 can include a dielectric material. In another embodiment, the gate dielectric 216 can include silicon oxide. In another embodiment, the gate dielectric 216 can include a high-K dielectric material. In another embodiment, the high-K material, for example, hafnium oxide, tantalum oxide, titanium oxide, aluminum oxide, silicon dioxide, silicon nitride and the like. In one embodiment, an electroglass (EG) can be used as the gate dielectric 216. In one embodiment, the gate dielectric 216 can include hexagonal boron nitride (HBN). In one embodiment, the gate material can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like. In one embodiment, the gate dielectric 216 can have a thickness of approximately 1 nm to approximately 10 nm, with an example thickness of approximately 2 nm to approximately 4 nm.

[0064] In one embodiment, the transistor 201 can include a gate 218. In one embodiment, a gate 218 can be deposited on the gate dielectric 216. In another embodiment, the gate 218 can include a metal. In another embodiment, the gate 218 can include a transition metal. In one embodiment, the gate 218 can be used to tune the threshold voltage of the device. In one embodiment, gate 218 can include titanium nitride, cobalt, tungsten, cobalt, tungsten, palladium, molybdenum, germanium, ruthenium, nickel, titanium silicide, tungsten, nickel, tantalum nitride (TaN), silicide and/or platinum. In one embodiment, the gate 218 can be deposited using PVD, CVD, MOCVD, MBE and/or ALD, and the like. In one embodiment, the gate 218 can have a thickness of approximately 30 nm to approximately 100 nm, with an example thickness of approximately 40 nm to approximately 60 nm.

[0065] FIG. 3A shows a first view of a partial structure of the transistor 300 in the fabrication of a vertical TFET, in accordance with one or more example embodiments of the disclosure. In one embodiment, the transistor 300 can include a substrate 302. In one embodiment, the substrate 302 can refer to a solid (usually planar) substance onto which a layer of another substance is applied, and to which that second substance adheres. In another embodiment, the substrate 302 can include a silicon substrate. In one embodiment, the substrate 302 can include a p-doped silicon substrate. In one embodiment, the substrate 302 can include a thin slice of material such as silicon, silicon oxide, silicon dioxide, aluminum oxide, sapphire, an alloy of silicon and germanium, and/or indium phosphide (InP), and the like. In one embodiment, the substrate 302 can include a semiconductor material (for example, monocrystalline silicon, germanium, silicon germanium, SiGe, and/or a III-V materials based material (for example, gallium arsenide, GaAs), or any combination thereof).

[0066] In one embodiment, the transistor 300 can include a buffer layer 304 (also referred to herein as a buffer material). In another embodiment, the buffer layer 304 can include a III-V semiconductor material layer. Such III-V semiconductor material layers can include those materials that are formed by combining group III elements (for example, including Al, Ga, In) with group V elements (for example, including N, P, As, Sb). For example, some III-V semiconductor materials can include, but not be limited to, GaAs, InP GaP and GaN. In one embodiment, the buffer layer 304 can include any material suitable to insulate adjacent devices and prevent current leakage. In one embodiment, the buffer layer 304 can include an oxide layer

(for example, silicon dioxide), or any other electrically insulating layer. In one embodiment, the buffer layer 304 can include an ILD, such as silicon dioxide. In one embodiment, the buffer layer

304 may include polyimide, epoxy, photodefmable materials (for example, benzocyclobutene,

BCB), WPR-series materials, and/or spin-on-glass. In one embodiment, the buffer layer 304 can include a low permittivity (low-k) ILD layer. In one embodiment, low-k can refer to dielectrics having a dielectric constant (permittivity k) lower than the permittivity of silicon dioxide. In one embodiment, the thickness of the buffer layer 304 can be approximately 10 nm to approximately

300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the buffer layer 304 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0067] In one embodiment, the transistor 300 can include a source 306. In another embodiment, the source 306 can include a p-doped indium gallium arsenide layer. In one embodiment, the source 306 can further include a p-doped aluminum antimonide (AlSb) and/or an indium antimonide (InSb) layer. In another embodiment, the source 306 can include a nonreactive metal. In one embodiment, the source 306 can include tungsten, titanium nitride, aluminum, titanium, tantalum nitride, cobalt, and/or nickel. In one embodiment, the source 306 can include silicon. In another embodiment, the silicon material may be p-doped. In another embodiment, the source 306 can include doped or undoped black phosphorous, titanium, tantalum, cobalt, molybdenum, titanium nitride, tantalum nitride, hafnium, copper, gadolinium, and the like. In one embodiment, the source 306 can include silicon, germanium, silicon germanium (SiGe), indium phosphide (InP), indium arsenide (InAs), gallium nitride (GaN), amorphous semiconductors such as zinc oxide (ZnO), indium gallium zinc oxide (IGZO), amorphous silicon (a-Si), amorphous germanium (a-Ge), poly crystalline germanium, poly crystalline silicon, and/or poly crystalline InGaAs, gallium antimonide (GaSb), gallium arsenide antimonide (GaAsSb), and the like. In one embodiment, the doping can include generating electron vacancies in the source 306. In one embodiment, source can include gettering materials. In one embodiment, the gettering materials can getter sulfur. In one embodiment, the source 306 can be doped, for example, by creating vacancies of sulfur and selenium. In one embodiment, the source 306 can be doped with oxygen vacancies if the source comprises an oxide or a multi-material system. In another embodiment, the source can be doped with phosphorous, boron, aluminum, tin, hafnium, titanium, copper, indium, and/or arsenic if the source 306 comprises a non-oxide a single-material semiconductor. In another embodiment, the source 306 can be approximately 1 nanometer to approximately 100 nm thick, with example thicknesses of approximately 10 nm to approximately 50 nm thick. In one embodiment, the source 306 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0068] In one embodiment, the transistor 300 can include a channel 308. In another embodiment, the channel 308 can include an unintentionally doped (UID) indium gallium arsenide layer. In one embodiment, UID can refer to dopants that may be integrated into a layer, for example, during the fabrication of that layer, from the environment and/or processes that the layer is exposed to, often in an uncontrolled manner. In one embodiment, the channel 308 can include an amorphous oxide semiconductor. In another embodiment, the channel 308 can include a zinc oxide (ZnO), an indium gallium zinc oxide (IGZO), an indium tin oxide (ITO) or an antimony oxide material and/or the like. In one embodiment, the channel 308 may include a material that has a wi de-band gap with respect to silicon (approximately 1.1 eV). In one embodiment, the channel 308 can include black phosphorous, amorphous silicon, germanium, carbon nanotube, and the like. In one embodiment, the channel 308 can include silicon, germanium, gallium nitride (GaN), amorphous semiconductors such as amorphous silicon (a-Si), amorphous germanium (a- Ge), poly crystalline germanium, poly crystalline silicon, and/or polycrystalline InGaAs, and the like. In one embodiment, the channel thickness can depend on which technology is used to generate the transistor. In another embodiment, the channel 308 can be approximately 3 nm to approximately 50 nm thick, with example thicknesses of approximately 5 nmto approximately 20 nm. In one embodiment, the channel 308 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0069] In an embodiment, the transistor can include a drain 312. In another embodiment, the drain 312 can include an n-doped indium phosphide layer. In another embodiment, the drain 312 can include a nonreactive metal. In one embodiment, the drain 312 can include tungsten and/or titanium nitride, aluminum, titanium, tantalum nitride, cobalt, and/or nickel material. In another embodiment, the drain 312 can include an n-doped indium gallium arsenide layer. In one embodiment, the drain 312 can include silicon. In another embodiment, the silicon material may be n-doped. In another embodiment, the drain 312 can be fabricated using MBE. In another embodiment, the drain 312 can include doped or undoped black phosphorous, titanium, tantalum, cobalt, molybdenum, titanium nitride, tantalum nitride, hafnium, copper, gadolinium, and the like. In one embodiment, the drain 312 can include silicon, germanium, silicon germanium (SiGe), indium arsenide (InAs), indium gallium arsenide (InGaAs), gallium nitride (GaN), gallium antimonide (GaSb), gallium arsenide antimonide (GaAsSb), amorphous semiconductors such as zinc oxide (ZnO), indium gallium zinc oxide (IGZO), amorphous silicon (a-Si), amorphous germanium (a-Ge), polycrystalline germanium, polycrystalline silicon, and/or polycrystalline InGaAs, and the like. In one embodiment, the doping can include generating excess electron in the drain 312. In another embodiment, the source can be doped with phosphorous, boron, aluminum, tin, hafnium, titanium, copper, indium, and/or arsenic if the drain 312 comprises a non oxide a single-material semiconductor. In another embodiment, the drain 312 can be approximately 1 nanometer to approximately 100 nm thick, with example thicknesses of approximately 10 nm to approximately 50 nm thick. In one embodiment, the drain 312 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0070] FIG. 3B shows a second view of a partial structure of a transistor 301 using the fabrication of a vertical TFET in accordance with one or more example embodiments of the disclosure. In one embodiment, transistor 301 can include a substrate 302. In one embodiment, the substrate 302 can refer to a solid (usually planar) substance onto which a layer of another substance is applied, and to which that second substance adheres. In another embodiment, the substrate 302 can include a silicon substrate. In one embodiment, the substrate 302 can include a p-doped silicon substrate. In one embodiment, the substrate 302 can be a thin slice of material such as silicon, silicon oxide, silicon dioxide, aluminum oxide, sapphire, an alloy of silicon and germanium, and/or indium phosphide (InP), and the like. In one embodiment, the substrate 302 can include a semiconductor material (for example, monocrystalline silicon, germanium, silicon germanium, SiGe, and/or a III-V materials based material (for example, gallium arsenide, GaAs), or any combination thereof).

[0071] In one embodiment, the transistor 301 can include an STI layer 303. In one embodiment, the STI layer 303 can include any material suitable to insulate adjacent devices and prevent current leakage. In one embodiment, the STI layer can provide field isolation regions that isolate one fin from other fins (not shown), for example, other fins on adjacent devices. In one embodiment, the STI layer 303 can include an oxide layer (for example, silicon dioxide), or any other electrically insulating layer. In one embodiment, the STI layer 303 can include an ILD, such as silicon dioxide. In one embodiment, the STI layer 303 may include polyimide, epoxy, photodefmable materials (for example, benzocyclobutene, BCB), WPR-series materials, and/or spin-on-glass. In one embodiment, the STI layer 303 can include a low permittivity (low-k) ILD layer. In one embodiment, low-k can refer to dielectrics having a dielectric constant (permittivity k) lower than the permittivity of silicon dioxide. In one embodiment, the thickness of the STI layer 303 can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm.

[0072] In an embodiment, the STI layer 303 can be patterned and etched to form trenches, such as trench 305, using one of the patterning and etching techniques known to one of ordinary skill in the art. In one embodiment, the trench 305 can have a depth D of approximately 50 nm to about 300 nm and a width W of approximately 5 nm to about 20 nm. In one embodiment, an aspect ratio of the trench 305 (D/W) can determine the thickness of the various layers deposited through that trench. In another embodiment, the higher the D/W ratio of the trench, the thicker the various layers can be.

[0073] In one embodiment, the transistor 301 can include a buffer layer 304. In another embodiment, the buffer layer 304 can include a III-V semiconductor material layer. Such III-V semiconductor materials can include those materials that are formed by combining group III elements (for example, including Al, Ga, In) with group V elements (for example, including N, P, As, Sb). For example, some III-V semiconductor materials can include, but not be limited to, GaAs, InP GaP and GaN. In one embodiment, the buffer layer 304 can include any material suitable to insulate adjacent devices and prevent current leakage. In one embodiment, the buffer layer 304 can include an oxide layer (for example, silicon dioxide), or any other electrically insulating layer. In one embodiment, the buffer layer 304 can include an interlayer dielectric (ILD), such as silicon dioxide. In one embodiment, the buffer layer 304 may include polyimide, epoxy, photodefmable materials (for example, benzocyclobutene, BCB), WPR-series materials, and/or spin-on-glass. In one embodiment, the buffer layer 304 can include a low permittivity (low- k) ILD layer. In one embodiment, low-k can refer to dielectrics having a dielectric constant (permittivity k) lower than the permittivity of silicon dioxide. In one embodiment, the thickness of the buffer layer 304 can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the buffer layer 304 can be deposited using physical vapor deposition (PVD), chemical vapor deposition (CVD), metal organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), and/or atomic layer deposition (ALD), and the like.

[0074] In one embodiment, the transistor 301 can include a source 306. In another embodiment, the source 306 can include a p-doped indium gallium arsenide layer. In one embodiment, the source 306 can further include a p-doped aluminum anitomodnide (AlSb) and/or an indium antimonide (InSb) layer. In another embodiment, the source 306 can include a nonreactive metal. In one embodiment, the source 306 can include tungsten, titanium nitride, aluminum, titanium, tantalum nitride, cobalt, and/or nickel. In one embodiment, the source 306 can include silicon. In another embodiment, the silicon material may be p-doped. In another embodiment, the source 306 can include doped or undoped black phosphorous, titanium, tantalum, cobalt, molybdenum, titanium nitride, tantalum nitride, hafnium, copper, gadolinium, and the like.

(IGZO), amorphous silicon (a-Si), amorphous germanium (a-Ge), polycrystalline germanium, poly crystalline silicon, and/or polycrystalline InGaAs, and the like. In one embodiment, the doping can include generating electron vacancies in the source 306. In one embodiment, source can include gettering materials. In one embodiment, the gettering materials can getter sulfur. In one embodiment, the source 306 can be doped, for example, by creating vacancies of sulfur and selenium. In one embodiment, the source 306 can be doped with oxygen vacancies if the source comprises an oxide or a multi-material system. In another embodiment, the source can be doped with phosphorous, boron, aluminum, tin, hafnium, titanium, copper, indium, and/or arsenic if the source 306 comprises a non-oxide a single-material semiconductor. In another embodiment, the source 306 can be approximately 1 nanometer to approximately 100 nm thick, with example thicknesses of approximately 10 nmto approximately 50 nm thick. In one embodiment, the source 306 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0075] In one embodiment, the transistor 301 can include a channel 308. In another embodiment, the channel 308 can include an unintentionally doped indium gallium arsenide layer. In one embodiment, the channel 308 can include an amorphous oxide semiconductor. In another embodiment, the channel 308 can include a zinc oxide (ZnO), an indium gallium zinc oxide (IGZO), an indium tin oxide (ITO) or an antimony oxide material and/or the like. In one embodiment, the channel 308 may include a material that has a wide-band gap with respect to silicon (approximately 1.1 eV). In one embodiment, the channel 308 can include black phosphorous, amorphous silicon, germanium, carbon nanotube, and the like. In one embodiment, the channel 308 can include silicon, germanium, gallium nitride (GaN), amorphous semiconductors such as amorphous silicon (a-Si), amorphous germanium (a-Ge), poly crystalline germanium, poly crystalline silicon, and/or poly crystalline InGaAs, and the like. In one embodiment, the channel thickness can depend on which technology is used to generate the transistor. In another embodiment, the channel 308 can be approximately 3 nm to approximately 50 nm thick, with example thicknesses of approximately 5 nm to approximately 20 nm. In one embodiment, the channel 308 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0076] FIG. 4 shows a first view of a partial structure of the transistor 400 in the fabrication of a vertical TFET, in accordance with one or more example embodiments of the disclosure. In one embodiment, label 411 serves as a visual indication of the wrap-around gate structure of the vertical TFET.

[0077] In one embodiment, the transistor 400 can include an oxide 420. In one embodiment, the oxide 420 can include an interlayer dielectric (ILD) material. In another embodiment, ILD can include silicon dioxide (SiCh), or a low-K material. In one embodiment, the oxide 420 can be deposited using PVD, CVD, MOCVD, and/or ALD, and the like.

[0078] In another embodiment, the transistor 400 can include a dummy gate 418, which can be removed in future processing, to be shown and described in connection with FIG. 6. In one embodiment, the dummy gate 418 can be deposited on the drain 312. In another embodiment, the dummy gate 418 can include an ILD. In another embodiment, the ILD can include silicon dioxide

(SiCh), or a low-K material. In an embodiment, the dummy gate 418 can be deposited using PVD, CVD, MOCVD, MBE and/or ALD, and the like. In one embodiment, the dummy gate 418 can have a thickness of approximately 30 nm to approximately 100 nm, with an example thickness of approximately 40 nm to approximately 60 nm.

[0079] In another embodiment, the transistor 400 can include spacers 422. In an embodiment, the spacers 422 can serve to provide electrical insulation between the gate (to be described below) and the drain 312. In one embodiment, the spacers 422 can include silicon oxide or silicon nitride. In an embodiment, the spacers 422 can serve to prevent the drain 312 from making electrical contact to the gate 418, or a gate 728, to be discussed in connection with FIG. 7.

[0080] In one embodiment, the transistor 400 can include a recess 426 that can be formed by the removal of a portion of the drain 312 (not covered by the oxide 420 shown and described in connection with FIG. 4, above) and a portion of the channel 308 (also not covered by the oxide 420). In one embodiment, the removal of the portion of the drain 312 and a portion of the channel 308 can be performed using an etching process. In one embodiment, the etching process can include, for example, a dry etch. In one embodiment, the dry etch can include, for example, a plasma-based and/or a mechanical-based etch. In one embodiment, the etching process can include, for example, a wet etch. The wet etching process can include, for example, any suitable chemicals for the removal of a portion of the drain 312 and a portion of the channel 308.

[0081] In various embodiments, the transistor 400 can further include the layers described previously in connection with FIG. 3. For example, the transistor 400 can include a substrate 302, a buffer layer 304, a source 306, a channel 308, and a drain 312. For further description of the various layers, including layer thicknesses, compositions, and/or fabrication techniques, please refer to the relevant description provided in connection with FIG. 3.

[0082] FIG. 5 shows a first view of a partial structure of the transistor 500 in the fabrication of a vertical TFET, in accordance with one or more example embodiments of the disclosure. In another embodiment, the transistor 500 can include a dielectric material 524. In an embodiment, the dielectric material 524 include an oxide. In another embodiment, the dielectric material 524 can include an ILD material. In another embodiment, the ILD material can include silicon dioxide (SiCh), or a low-K material. In one embodiment, the thickness of the dielectric material 524 layer can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the dielectric 524 can be deposited using PVD, CVD, MOCVD, ALD, and the like.

[0083] In various embodiments, the transistor 500 can further include some of the layers described previously in connection with FIGs. 3 and 4. For example, the transistor 500 can include a substrate 302, a buffer layer 304, a source 306, a channel 308, and a drain 312, a dummy gate 418, and spacers 422. For further description of the various layers, including layer thicknesses, compositions, and/or fabrication techniques, please refer to the relevant description provided in connection with FIGs. 3 and 4.

[0084] FIG. 6 shows a view of a partial structure of the transistor 600 in the fabrication of a vertical TFET, in accordance with one or more example embodiments of the disclosure. In one embodiment, the transistor 600 can include a recess 626 that can be formed by the removal of a portion of the dummy gate 418 (shown and described in connection with FIG. 4, above). In one embodiment, the removal of the portion of the dummy gate 418 can be performed using an etching process. In one embodiment, the etching process can include, for example, a dry etch. In one embodiment, the dry etch can include, for example, a plasma-based and/or a mechanical-based etch. In one embodiment, the etching process can include, for example, a wet etch. The wet etching process can include, for example, any suitable chemicals for the removal of a portion of the dummy gate 418.

[0085] In one embodiment, to reduce gate-induced drain leakage, drain 312 can have a wider band gap than the material used for channel 308. In one embodiment, for example, in an embodiment used in connection with homojunction TFETs, drain 312, channel 308, and source 306 can include the same materials, while source 306 is n-doped, channel 308 is unintentionally doped, and drain 312 is p-doped.

[0086] In various embodiments, the transistor 600 can further include some of the layers described previously in connection with FIGs. 3, 4, and/or 5. For example, the transistor 600 can include a substrate 302, a buffer layer 304, a source 306, a channel 308, and a drain 312, spacers 422, and dielectric material 524. For further description of the various layers, including layer thicknesses, compositions, and/or fabrication techniques, please refer to the relevant description provided in connection with FIGs. 3, 4, and/or 5.

[0087] FIG. 7 shows a view of a partial structure of the transistor 700 in the fabrication of a vertical TFET in accordance with one or more example embodiments of the disclosure.

[0088] In one embodiment, the transistor 700 can include a gate dielectric 730. In one embodiment, the gate dielectric 730 can include a dielectric material. In another embodiment, the gate dielectric 730 can include silicon oxide. In another embodiment, the gate dielectric 730 can include a high-K dielectric material. In another embodiment, the high-K material, for example, hafnium oxide, tantalum oxide, titanium oxide, aluminum oxide, silicon dioxide, silicon nitride and the like. In one embodiment, an electroglass (EG) can be used as the gate dielectric 730. In one embodiment, the gate dielectric 730 can include hexagonal boron nitride (HBN). In one embodiment, the gate material can be deposited using PVD, CVD, and/or ALD, and the like. In one embodiment, the gate dielectric 730 can have a thickness of approximately 1 nm to approximately 10 nm, with an example thickness of approximately 2 nm to approximately 4 nm.

[0089] In another embodiment, the transistor 700 can include a gate 728. In one embodiment, a gate 728 can be deposited on the gate dielectric 730. In another embodiment, the gate 728 can include a metal. In another embodiment, the gate 728 can include a transition metal. In one embodiment, the gate 728 can be used to tune the threshold voltage of the device. In one embodiment, gate 728 can include titanium nitride, cobalt, titanium nitride, cobalt, tungsten, palladium, molybdenum, germanium, ruthenium, nickel, titanium silicide, platinum, tungsten, nickel, tantalum nitride (TaN), silicide, and/or platinum. In one embodiment, the gate 728 can be deposited using PVD, CVD, MOCVD, MBE and/or ALD, and the like. In one embodiment, the gate 728 can have a thickness of approximately 30 nm to approximately 100 nm, with an example thickness of approximately 40 nm to approximately 60 nm.

[0090] In various embodiments, the transistor 700 can further include some of the layers described previously in connection with FIGs. 3, 4, and/or 5. For example, the transistor 700 can include a substrate 302, a buffer layer 304, a source 306, a channel 308, and a drain 312, spacers 422, and dielectric material 524. For further description of the various layers, including layer thicknesses, compositions, and/or fabrication techniques, please refer to the relevant description provided in connection with FIGs. 3, 4, and/or 5.

[0091] FIG. 8 shows a view of a partial structure of the transistor 800 in the fabrication of a vertical TFET, in accordance with one or more example embodiments of the disclosure. In one embodiment, the transistor 800 can include recesses 832 that can be formed by the removal of a portion of the dielectric material 524 (shown and described in connection with FIG. 5). In one embodiment, the removal of the portion of the dielectric material 524 can be performed using an etching process. In one embodiment, the etching process can include, for example, a dry etch. In one embodiment, the dry etch can include, for example, a plasma-based and/or a mechanical- based etch. In one embodiment, the etching process can include, for example, a wet etch. The wet etching process can include, for example, any suitable chemicals for the removal of the portion of the dielectric material 524.

[0092] In various embodiments, the transistor 800 can further include some of the layers described previously in connection with FIGs. 3, 4, 5, and/or 7. For example, the transistor 700 can include a substrate 302, a buffer layer 304, a source 306, a channel 308, and a drain 312, spacers 422, and dielectric material 524, gate dielectric 730, and gate 728. For further description of the various layers, including layer thicknesses, compositions, and/or fabrication techniques, please refer to the relevant description provided in connection with FIGs. 3, 4, 5, and/or 7. [0093] FIG. 9 shows a view of a partial structure of the transistor 900 in the fabrication of a vertical TFET in accordance with one or more example embodiments of the disclosure. In an embodiment, the transistor 900 can include a drain contact 938. In an embodiment, the drain contact 938 can be composed of a conductive material. In one embodiment, the conductive material can include a metal. In one embodiment, the drain contact 938 can include gold, copper, silver, aluminum, zinc, tin, platinum, titanium, titanium nitride, tantalum nitride, silicide, tungsten, palladium, molybdenum, germanium, ruthenium, nickel any of the like. The drain contact 938 can include any alloys of such materials. In one embodiment, the drain contact 938 can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nm to approximately 20 nm. In one embodiment, the drain contact 938 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0094] In an embodiment, the transistor 900 can include a drain supplemental layer 936. In an embodiment, the drain supplemental layer 936 can include one, two, or all of a diffusion barrier layer to prevent diffusion of metal into the underlying drain 312, a material to form good Ohmic contact between the drain contact 938 and the drain 312, and/or a material to engineer a difference in work function between the drain contact 938 and the drain 312. In one embodiment, the drain supplemental layer 936 can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nm to approximately 20 nm. In an embodiment, a drain supplemental layer 936 can include a titanium nitride (TiN), tantalum nitride (TaN), and/or ruthenium (Ru) material. In another embodiment the drain supplemental layer 936 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0095] In an embodiment, the transistor 900 can include a source contact 940. In an embodiment, source contact 940 can be composed of a conductive material. In one embodiment, the conductive material can include a metal. In one embodiment, the source contact 940 can include gold, copper, silver, aluminum, zinc, tin, platinum, titanium, titanium nitride, tantalum nitride, silicide, tungsten, palladium, molybdenum, germanium, ruthenium, nickel any of the like.

The source contact 940 can include any alloys of such materials. In one embodiment, the source contact 940 can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nm to approximately 20 nm. In one embodiment, the source contact 940 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0096] In an embodiment, the transistor 900 can include source supplemental layer 942. In an embodiment, the source supplemental layer 942 can include one, two, or all of a diffusion barrier layer to prevent diffusion of metal into the underlying source 306, a material to form good Ohmic contact between the source contact 940 and the source 306, and/or a material to engineer a difference in work function between the source contact 940 and the source 306. In one embodiment, the source supplemental layer 942 can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nmto approximately 20 nm. In an embodiment, the source supplemental layer 942 can include a titanium nitride (TiN), tantalum nitride (TaN), and/or ruthenium (Ru) material. In another embodiment, the source supplemental layer 942 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0097] In various embodiments, the transistor 900 can further include some of the layers described previously in connection with FIGs. 3, 4, 5, and/or 7. For example, the transistor 700 can include a substrate 302, a buffer layer 304, a source 306, a channel 308, and a drain 312, spacers 422, and dielectric material 524, gate dielectric 730, and gate 728. For further description of the various layers, including layer thicknesses, compositions, and/or fabrication techniques, please refer to the relevant description provided in connection with FIGs. 3, 4, 5, and/or 7.

[0098] FIG. 10 shows a first view of a partial structure of another transistor 1000 in the fabrication of a vertical TFET, in accordance with one or more example embodiments of the disclosure. In one embodiment, the transistor 1000 can include a substrate 1002. In one embodiment, the substrate 1002 can refer to a solid (usually planar) substance onto which a layer of another substance is applied, and to which that second substance adheres. In another embodiment, the substrate 1002 can include a silicon substrate. In one embodiment, the substrate

1002 can include a p-doped silicon substrate. In one embodiment, the substrate 1002 can include a thin slice of material such as silicon, silicon oxide, silicon dioxide, aluminum oxide, sapphire, an alloy of silicon and germanium, and/or indium phosphide (InP), and the like. In one embodiment, the substrate 1002 can include a semiconductor material (for example, monocrystalline silicon, germanium, silicon germanium, SiGe, and/or a III-V materials based material (for example, gallium arsenide, GaAs), or any combination thereof).

[0099] In one embodiment, the transistor 1000 can include a buffer layer 1004. In another embodiment, the buffer layer 1004 can include a III-V semiconductor material layer. Such III-V semiconductor material layers can include those materials that are formed by combining group III elements (for example, including Al, Ga, In) with group V elements (for example, including N, P,

As, Sb). For example, some III-V semiconductor materials can include, but not be limited to,

GaAs, InP GaP and GaN. In one embodiment, the buffer layer 1004 can include any material suitable to insulate adjacent devices and prevent current leakage. In one embodiment, the buffer layer 1004 can include an oxide layer (for example, silicon dioxide), or any other electrically insulating layer. In one embodiment, the buffer layer 1004 can include an ILD, such as silicon dioxide. In one embodiment, the buffer layer 1004 may include polyimide, epoxy, photodefmable materials (for example, benzocyclobutene, BCB), WPR-series materials, and/or spin-on-glass. In one embodiment, the buffer layer 1004 can include a low permittivity (low-k) ILD layer. In one embodiment, low-k can refer to dielectrics having a dielectric constant (permittivity k) lower than the permittivity of silicon dioxide. In one embodiment, the thickness of the buffer layer 1004 can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the buffer layer 1004 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0100] In one embodiment, the transistor 1000 can include a source 1006. In another embodiment, the source 1006 can include a p-doped gallium antimonide layer. In one embodiment, the source 1006 can further include a p-doped aluminum anitomodnide (AlSb) and/or an indium antimonide (InSb) layer. In another embodiment, the source 1006 can include a nonreactive metal. In one embodiment, the source 1006 can include tungsten, titanium nitride, aluminum, titanium, tantalum nitride, cobalt, and/or nickel. In one embodiment, the source 1006 can include silicon. In another embodiment, the silicon material may be p-doped. In another embodiment, the source 1006 can include doped or undoped black phosphorous, titanium, tantalum, cobalt, molybdenum, titanium nitride, tantalum nitride, hafnium, copper, gadolinium, and the like. In one embodiment, the source 1006 can include silicon, germanium, silicon germanium (SiGe), indium phosphide (InP), indium arsenide (InAs), gallium nitride (GaN), gallium antimonide (GaSb), gallium arsenide antimonide (GaAsSb), amorphous semiconductors such as zinc oxide (ZnO), indium gallium zinc oxide (IGZO), amorphous silicon (a-Si), amorphous germanium (a-Ge), polycrystalline germanium, poly crystalline silicon, and/or poly crystalline InGaAs, and the like. In one embodiment, the doping can include generating electron vacancies in the source 1006. In one embodiment, source can include gettering materials. In one embodiment, the gettering materials can getter sulfur. In one embodiment, the source 1006 can be doped, for example, by creating vacancies of sulfur and selenium. In one embodiment, the source 1006 can be doped with oxygen vacancies if the source comprises an oxide or a multi material system. In another embodiment, the source can be doped with phosphorous, boron, aluminum, tin, hafnium, titanium, copper, indium, and/or arsenic if the source 1006 comprises a non-oxide a single-material semiconductor. In another embodiment, the source 1006 can be approximately 1 nanometer to approximately 100 nm thick, with example thicknesses of approximately 10 nm to approximately 50 nm thick. In one embodiment, the source 1006 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like. [0101] In one embodiment, the transistor 1000 can include a channel 1008. In another embodiment, the channel 1008 can include an indium(x) gallium(l-x) arsenide (In_xGai-_xAs) layer. In an embodiment, the channel 1008 can represent a gradient layer. In another embodiment, for a portion of the channel 1008 representing a side of the channel 1008 that is proximate to the source 1006, for example, a source 1006 comprising p-doped gallium antimonide, the channel 1008 can have an x approximately equal to 1, that is, an indium composition percentage in the indium(x) gallium(l-x) arsenide (In_xGai-_xAs) layer of approximately 100%. Accordingly, the source-channel junction can include a small band-gap material (InAs). In one embodiment, for a portion of the channel 1008 representing a side of the channel 1008 that is proximate to the drain 1012 (to be discussed below), for example, a drain 1012 comprising an n-doped indium phosphide, the channel 1008 can have an x approximately equal to 0.53, that is, an indium composition percentage in the indium(x) gallium(l-x) arsenide (In_xGai-_xAs) layer of approximately 53%. In an embodiment, the channel 1008 can be gradually graded to 53% InGaAs at the channel-drain junction. In an embodiment, this increase in gallium and corresponding decrease in indium in the In_xGai-_xAs layer channel can lead to an increase in the band gap energy along the electron transport direction perpendicular to the substrate, thereby reducing leakage on the drain side. In another embodiment, an Ino.53Gao.47As portion of a channel layer at the channel-drain junction can be lattice matched to an n-doped InP drain layer (for example, a drain 1012 to be discussed below), while an InAs portion of a channel layer at a channel-source junction can be lattice-matched to a p-doped GaSb source layer.

[0102] In one embodiment, the channel 1008 can include an amorphous oxide semiconductor. In another embodiment, the channel 1008 can include a zinc oxide (ZnO), an indium gallium zinc oxide (IGZO), an indium tin oxide (ITO) or an antimony oxide material and/or the like. In one embodiment, the channel 1008 can include black phosphorous, amorphous silicon, germanium, carbon nanotube, and the like. In one embodiment, the channel 1008 can include silicon, germanium, gallium nitride (GaN), amorphous semiconductors such as amorphous silicon (a-Si), amorphous germanium (a-Ge), polycrystalline germanium, poly crystalline silicon, and/or polycrystalline InGaAs, and the like. In one embodiment, the channel thickness can depend on which technology is used to generate the transistor. In another embodiment, the channel 1008 can be approximately 3 nm to approximately 50 nm thick, with example thicknesses of approximately 5 nm to approximately 20 nm. In one embodiment, the channel 1008 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0103] In an embodiment, the transistor can include a drain 1012. In another embodiment, the drain 1012 can include an n-doped indium phosphide layer. In another embodiment, the drain 1012 can include a nonreactive metal. In one embodiment, the drain 1012 can include tungsten and/or titanium nitride, aluminum, titanium, tantalum nitride, cobalt, and/or nickel material. In another embodiment, the drain 1012 can include an n-doped indium gallium arsenide layer. In one embodiment, the drain 1012 can include silicon. In another embodiment, the silicon material may be n-doped. In another embodiment, the drain 1012 can include doped or undoped black phosphorous, titanium, tantalum, cobalt, molybdenum, titanium nitride, tantalum nitride, hafnium, copper, gadolinium, and the like. In one embodiment, the drain 1012 can include silicon, germanium, silicon germanium (SiGe), indium arsenide (InAs), indium gallium arsenide (InGaAs), gallium nitride (GaN), gallium antimonide (GaSb), gallium arsenide antimonide (GaAsSb), amorphous semiconductors such as zinc oxide (ZnO), indium gallium zinc oxide (IGZO), amorphous silicon (a-Si), amorphous germanium (a-Ge), polycrystalline germanium, poly crystalline silicon, and/or polycrystalline InGaAs, and the like. In one embodiment, the doping can include generating excess electron in the drain 1012. In another embodiment, the source can be doped with phosphorous, boron, aluminum, tin, hafnium, titanium, copper, indium, and/or arsenic if the drain 1012 comprises a non-oxide a single-material semiconductor. In another embodiment, the drain 1012 can be approximately 1 nanometer to approximately 100 nm thick, with example thicknesses of approximately 10 nm to approximately 50 nm thick. In one embodiment, the drain 1012 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0104] FIG. 11 shows a first view of a partial structure of the transistor 1100 in the fabrication of a vertical TFET, in accordance with one or more example embodiments of the disclosure. In one embodiment, the transistor 1100 can include an oxide 1120. In one embodiment, the oxide 1120 can include an interlayer dielectric (ILD) material. In another embodiment, ILD can include silicon dioxide (SiCh), or a low-K material. In one embodiment, the oxide 1120 can be deposited using PVD, CVD, MOCVD, and/or ALD, and the like.

[0105] In another embodiment, the transistor 1100 can include a dummy gate 1118, which can be removed in future processing, to be shown and described in connection with FIG. 12. In one embodiment, the dummy gate 1118 can be deposited on the drain 1012. In another embodiment, the dummy gate 1118 can include an ILD. In another embodiment, the ILD can include silicon dioxide (S1O2), or a low-K material. In an embodiment, the dummy gate 1118 can be deposited using PVD, CVD, MOCVD, MBE and/or ALD, and the like. In one embodiment, the dummy gate 1118 can have a thickness of approximately 30 nm to approximately 100 nm, with an example thickness of approximately 40 nm to approximately 60 nm. [0106] In another embodiment, the transistor 1100 can include spacers 1122. In an embodiment, the spacers 1122 can serve to provide electrical insulation between the gate (to be described below) and the drain 1012. In one embodiment, the spacers 1122 can include silicon oxide or silicon nitride. In an embodiment, the spacer can serve to prevent the drain 1012 from making electrical contact to the dummy gate 1118, or a gate 1328, to be shown and described in connection with FIG. 13.

[0107] In one embodiment, the transistor 1100 can include a recess 1124 that can be formed by the removal of a portion of the drain 1012 and a portion of the channel 1008 (also not covered by the oxide 1120). In one embodiment, the removal of the portion of the drain 1012 and a portion of the channel 1008 can be performed using an etching process. In one embodiment, the etching process can include, for example, a dry etch. In one embodiment, the dry etch can include, for example, a plasma-based and/or a mechanical-based etch. In one embodiment, the etching process can include, for example, a wet etch. The wet etching process can include, for example, any suitable chemicals for the removal of a portion of the drain 1012 and a portion of the channel 1008.

[0108] In one embodiment, label 1111 serves as a visual indication of the wrap-around gate structure of the vertical TFET. In various embodiments, the transistor 1100 can further include the layers described previously in connection with FIG. 10. For example, the transistor 1100 can include a substrate 1002, a buffer layer 1004, a source 1006, a channel 1008, and a drain 1012. For further description of the various layers, including layer thicknesses, compositions, and/or fabrication techniques, please refer to the relevant description provided in connection with FIG. 10

[0109] FIG. 12 shows a view of a partial structure of the transistor 1200 in the fabrication of a vertical TFET, in accordance with one or more example embodiments of the disclosure. In another embodiment, the transistor 1200 can include a dielectric material 1224. In an embodiment, the dielectric material 1224 include an oxide. In another embodiment, the dielectric material 1224 can include an ILD material. In another embodiment, the ILD material can include silicon dioxide (SiCh), or a low-K material. In one embodiment, the thickness of the dielectric material 1224 layer can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the dielectric material 1224 can be deposited using PVD, CVD, MOCVD, ALD, and the like.

[0110] In one embodiment, the transistor 1200 can include a recess 1226 that can be formed by the removal of a portion of the dummy gate 1118 (shown and described in connection with

FIG. 11, above). In one embodiment, the removal of the portion of the dummy gate 1118 can be performed using an etching process. In one embodiment, the etching process can include, for example, a dry etch. In one embodiment, the dry etch can include, for example, a plasma-based and/or a mechanical -based etch. In one embodiment, the etching process can include, for example, a wet etch. The wet etching process can include, for example, any suitable chemicals for the removal of a portion of the dummy gate 1118.

[0111] In various embodiments, the transistor 1200 can further include the layers described previously in connection with FIGs. 10 and 11. For example, the transistor 1200 can include a substrate 1002, a buffer layer 1004, a source 1006, a channel 1008, a drain 1012, and spacers 1122. For further description of the various layers, including layer thicknesses, compositions, and/or fabrication techniques, please refer to the relevant description provided in connection with FIGs. 10 and 11.

[0112] FIG. 13 shows a view of a partial structure of the transistor 1300 in the fabrication of a vertical TFET, in accordance with one or more example embodiments of the disclosure. In one embodiment, the transistor 1300 can include a gate dielectric 1330. In one embodiment, the gate dielectric 1330 can include a dielectric material. In another embodiment, the gate dielectric 1330 can include silicon oxide. In another embodiment, the gate dielectric 1330 can include a high-K dielectric material. In another embodiment, the high-K material, for example, hafnium oxide, tantalum oxide, titanium oxide, aluminum oxide, silicon dioxide, silicon nitride and the like. In one embodiment, an electroglass (EG) can be used as the gate dielectric 1330. In one embodiment, the gate dielectric 1330 can include hexagonal boron nitride (HBN). In one embodiment, the gate material can be deposited using PVD, CVD, and/or ALD, and the like. In one embodiment, the gate dielectric 1330 can have a thickness of approximately 1 nm to approximately 10 nm, with an example thickness of approximately 2 nm to approximately 4 nm.

[0113] In another embodiment, the transistor 1300 can include a gate 1328. In one embodiment, a gate 1328 can be deposited on the gate dielectric 1330. In another embodiment, the gate 1328 can include a metal. In another embodiment, the gate 1328 can include a transition metal. In one embodiment, the gate 1328 can be used to tune the threshold voltage of the device. In one embodiment, gate 1328 can include titanium nitride, cobalt, tungsten and/or platinum. In one embodiment, the gate 1328 can be deposited using PVD, CVD, MOCVD, MBE and/or ALD, and the like. In one embodiment, the gate 1328 can have a thickness of approximately 30 nm to approximately 100 nm, with an example thickness of approximately 40 nm to approximately 60 nm.

[0114] In an embodiment, the transistor 1300 can include a drain contact 1338. In an embodiment, the drain contact 1338 can be composed of a conductive material. In one embodiment, the conductive material can include a metal. In one embodiment, the drain contact can include gold, copper, silver, aluminum, zinc, tin, platinum, titanium, titanium nitride, tantalum nitride, silicide, tungsten, palladium, molybdenum, germanium, ruthenium, nickel any of the like.

The drain contact 1338 can include any alloys of such materials. In one embodiment, the drain contact 1338 can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nm to approximately 20 nm. In one embodiment, the drain contact

1338 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0115] In an embodiment, the transistor 1300 can include a drain supplemental layer 1336. In an embodiment, the drain supplemental layer 1336 can include one, two, or all of a diffusion barrier layer to prevent diffusion of metal into the underlying drain 1012, a material to form good

Ohmic contact between the drain contact 1338 and the drain 1012, and/or a material to engineer a difference in work function between the drain contact 1338 and the drain 1012. In one embodiment, the drain supplemental layer 1336 can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nmto approximately 20 nm.

In an embodiment, a drain supplemental layer 1336 can include a titanium nitride (TiN), tantalum nitride (TaN), and/or ruthenium (Ru) material. In another embodiment the drain supplemental layer 1336 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0116] In an embodiment, the transistor 1300 can include a source contact 1340. In an embodiment, source contact 1340 can be composed of a conductive material. In one embodiment, the conductive material can include a metal. In one embodiment, the source contact 1340 can include gold, copper, silver, aluminum, zinc, tin, platinum, titanium, titanium nitride, tantalum nitride, silicide, tungsten, palladium, molybdenum, germanium, ruthenium, nickel any of the like.

The source contact 1340 can include any alloys of such materials. In one embodiment, the source contact 1340 can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nm to approximately 20 nm. In one embodiment, the source contact 1340 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0117] In an embodiment, the transistor 1300 can include a source supplemental layer 1342.

In an embodiment, the source supplemental layer 1342 can include one, two, or all of a diffusion barrier layer to prevent diffusion of metal into the underlying source 1006, a material to form good

Ohmic contact between the source contact 1340 and the source 1006, and/or a material to engineer a difference in work function between the source contact 1340 and the source 1006. In one embodiment, the source supplemental layer 1342 can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nmto approximately 20 nm.

In an embodiment, the source supplemental layer 1342 can include a titanium nitride (TiN), tantalum nitride (TaN), and/or ruthenium (Ru) material. In another embodiment, the source supplemental layer 1342 can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0118] In various embodiments, the transistor 1300 can further include some of the layers described previously in connection with FIGs. 10-12. For example, the transistor 1300 can include a substrate 1002, a buffer layer 1004, a source 1006, a channel 1008, and a drain 1012, spacers 1122, and dielectric material 1224. For further description of the various layers, including layer thicknesses, compositions, and/or fabrication techniques, please refer to the relevant description provided in connection with FIGs. 10-12.

[0119] FIG. 14 shows a diagram of an example flow diagram for the fabrication of a vertical TFET, in accordance with example embodiments of the disclosure. In block 1405, a substrate can be provided. In one embodiment, the substrate can refer to a solid (usually planar) substance onto which a layer of another substance is applied, and to which that second substance adheres. In another embodiment, the substrate can include a silicon substrate. In one embodiment, the substrate can include a p-doped silicon substrate. In one embodiment, the substrate can be a thin slice of material such as silicon, silicon oxide, silicon dioxide, aluminum oxide, sapphire, an alloy of silicon and germanium, and/or indium phosphide (InP), and the like. In one embodiment, the substrate can include a semiconductor material (for example, monocrystalline silicon, germanium, silicon germanium, SiGe, and/or a III-V materials based material (for example, gallium arsenide, GaAs), or any combination thereof).

[0120] In block 1410, a shallow trench isolation layer can be deposited on the substrate. In one embodiment, the STI layer can include any material suitable to insulate adjacent devices and prevent current leakage. In one embodiment, the STI layer can provide field isolation regions that isolate one fin from other fins (not shown), for example, other fins on adjacent devices. In one embodiment, the STI layer can include an oxide layer (for example, silicon dioxide), or any other electrically insulating layer. In one embodiment, the STI layer can include an interlayer dielectric

(ILD), such as silicon dioxide. In one embodiment, the STI layer may include polyimide, epoxy, photodefmable materials (for example, benzocyclobutene, BCB), WPR-series materials, and/or spin-on-glass. In one embodiment, the STI layer can include a low permittivity (low-k) ILD layer.

In one embodiment, low-k can refer to dielectrics having a dielectric constant (permittivity k) lower than the permittivity of silicon dioxide. In one embodiment, the thickness of the STI layer can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the buffer layer can be deposited using physical vapor deposition (PVD), chemical vapor deposition (CVD), metal organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), and/or atomic layer deposition (ALD), and the like.

[0121] In an embodiment, the STI layer can be patterned and etched to form trenches, such as trench, using one of the patterning and etching techniques known to one of ordinary skill in the art. In one embodiment, the trench can have a depth D of approximately 50 nm to about 300 nm and a width W of approximately 5 nm to about 20 nm. In one embodiment, an aspect ratio of the trench (D/W) can determine the thickness of various layers deposited through that trench. In another embodiment, the higher the D/W ratio of the trench, the thicker the various layers can be.

[0122] In block 1415, a buffer layer can be deposited on the substrate. In another embodiment, the buffer layer can include a III-V semiconductor material layer. Such III-V semiconductor material layers can include those materials that are formed by combining group III elements (for example, including Al, Ga, In) with group V elements (for example, including N, P, As, Sb). For example, some III-V semiconductor materials can include, but not be limited to, GaAs, InP GaP and GaN. In one embodiment, the buffer layer can include any material suitable to insulate adjacent devices and prevent current leakage. In one embodiment, the buffer layer can include an oxide layer (for example, silicon dioxide), or any other electrically insulating layer. In one embodiment, the buffer layer can include an interlayer dielectric (ILD), such as silicon dioxide. In one embodiment, the buffer layer may include polyimide, epoxy, photodefmable materials (for example, benzocyclobutene, BCB), WPR-series materials, and/or spin-on-glass. In one embodiment, the buffer layer can include a low permittivity (low-k) ILD layer. In one embodiment, low-k can refer to dielectrics having a dielectric constant (permittivity k) lower than the permittivity of silicon dioxide. In one embodiment, the thickness of the buffer layer can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the buffer layer can be deposited using physical vapor deposition (PVD), chemical vapor deposition (CVD), metal organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), and/or atomic layer deposition (ALD), and the like.

[0123] In block 1420, a source can be deposited on the buffer layer. In another embodiment, the source can include a p-doped indium gallium arsenide layer. In an embodiment, the source can include a p-doped gallium antimonide layer. In one embodiment, the source can further include a p-doped aluminum anitomodnide (AlSb) and/or an indium antimonide (InSb) layer. In another embodiment, the source can include a nonreactive metal. In one embodiment, the source can include tungsten, titanium nitride, aluminum, titanium, tantalum nitride, cobalt, and/or nickel. In another embodiment, the source can include an p-doped indium gallium arsenide layer. In one embodiment, the source can include silicon. In another embodiment, the silicon material may be p-doped. In another embodiment, the source can include doped or undoped black phosphorous, titanium, tantalum, cobalt, molybdenum, titanium nitride, tantalum nitride, hafnium, copper, gadolinium, and the like. In one embodiment, the source can include silicon, germanium, silicon germanium (SiGe), indium phosphide (InP), indium arsenide (InAs), indium gallium arsenide (InGaAs), gallium antimonide (GaSb), gallium arsenide antimonide (GaAsSb), gallium nitride (GaN), amorphous semiconductors such as zinc oxide (ZnO), indium gallium zinc oxide (IGZO), amorphous silicon (a-Si), amorphous germanium (a-Ge), poly crystalline germanium, poly crystalline silicon, and/or polycrystalline InGaAs, and the like. In one embodiment, the doping can include generating electron vacancies in the sourcer. In one embodiment, source can include gettering materials. In one embodiment, the gettering materials can getter sulfur. In one embodiment, the source can be doped, for example, by creating vacancies of sulfur and selenium. In one embodiment, the source can be doped with oxygen vacancies if the source comprises an oxide or a multi-material system. In another embodiment, the source can be doped with phosphorous, boron, aluminum, tin, hafnium, titanium, copper, indium, and/or arsenic if the source comprises anon-oxide a single-material semiconductor. In another embodiment, the source can be approximately 1 nanometer to approximately 100 nm thick, with example thicknesses of approximately 10 nm to approximately 50 nm thick. In one embodiment, the source can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0124] In block 1425, a channel can be deposited on the source. In another embodiment, the channel can include an unintentionally doped indium gallium arsenide layer. In another embodiment, the channel can include an indium(x) gallium(l-x) arsenide (In_xGai-_xAs) layer. In an embodiment, the channel can represent a gradient layer. In another embodiment, for a portion of the channel representing a side of the channel that is proximate to the source, for example, a source comprising p-doped gallium antimonide, the channel can have an x approximately equal to 1, that is, an indium composition percentage in the indium(x) gallium(l-x) arsenide (In_xGai- _xAs) layer of approximately 100%. Accordingly, the source-channel junction can include a small band-gap material (InAs). In one embodiment, for a portion of the channel representing a side of the channel that is proximate to the drain (to be discussed below), for example, a drain comprising an n-doped indium phosphide, the channel can have an x approximately equal to 0.53, that is, an indium composition percentage in the indium(x) gallium(l-x) arsenide (In_xGai-_xAs) layer of approximately 53%. In an embodiment, the channel can be gradually graded to 53% InGaAs at the channel-drain junction. In an embodiment, this increase in gallium and corresponding decrease in indium in the In_xGai-_xAs layer channel can lead to an increase in the band gap energy along the electron transport direction perpendicular to the substrate, thereby reducing leakage on the drain side. In another embodiment, an Ino.53Gao.47As portion of a channel layer at the channel-drain junction can be lattice matched to an n-doped InP drain layer (for example, a drain to be discussed below), while an InAs portion of a channel layer at a channel-source junction can be lattice- matched to a p-doped GaSb source layer.

[0125] In one embodiment, the channel can include an amorphous oxide semiconductor. In another embodiment, the channel can include a zinc oxide (ZnO), an indium gallium zinc oxide (IGZO), an indium tin oxide (ITO) or an antimony oxide material and/or the like. In one embodiment, the channel may include a material that has a wide-band gap with respect to silicon (approximately 1.1 eV). In one embodiment, the channel can include black phosphorous, amorphous silicon, germanium, carbon nanotube, and the like. In one embodiment, the channel can include silicon, germanium, indium gallium arsenide (InGaAs), gallium nitride (GaN), amorphous semiconductors such as amorphous silicon (a-Si), amorphous germanium (a-Ge), poly crystalline germanium, poly crystalline silicon, and/or polycrystalline InGaAs, and the like. In one embodiment, the channel thickness can depend on which technology is used to generate the transistor. In another embodiment, the channel can be approximately 3 nm to approximately 50 nm thick, with example thicknesses of approximately 5 nm to approximately 20 nm. In one embodiment, the channel can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0126] In block 1430, a drain can be deposited on the channel. In another embodiment, the drain can include an n-doped indium phosphide layer. In another embodiment, the drain can include a nonreactive metal. In one embodiment, the drain can include tungsten and/or titanium nitride, aluminum, titanium, tantalum nitride, cobalt, and/or nickel material. In another embodiment, the drain can include an n-doped indium gallium arsenide layer. In one embodiment, the drain can include silicon. In another embodiment, the silicon material may be n-doped. In another embodiment, the drain can be fabricated using MBE. In another embodiment, the drain can include doped or undoped black phosphorous, titanium, tantalum, cobalt, molybdenum, titanium nitride, tantalum nitride, hafnium, copper, gadolinium, and the like. In one embodiment, the drain can include silicon, germanium, silicon germanium (SiGe), indium arsenide

(InAs), indium gallium arsenide (InGaAs), gallium nitride (GaN), gallium antimonide (GaSb), gallium arsenide antimonide (GaAsSb), amorphous semiconductors such as zinc oxide (ZnO), indium gallium zinc oxide (IGZO), amorphous silicon (a-Si), amorphous germanium (a-Ge), polycrystalline germanium, polycrystalline silicon, and/or polycrystalline InGaAs, and the like.

In one embodiment, the doping can include generating excess electron in the drain. In one embodiment, drain can include gettering materials. In another embodiment, the source can be doped with phosphorous, boron, aluminum, tin, hafnium, titanium, copper, indium, and/or arsenic if the drain comprises a non-oxide a single-material semiconductor. In another embodiment, the drain can be approximately 1 nanometer to approximately 100 nm thick, with example thicknesses of approximately 10 nm to approximately 50 nm thick. In one embodiment, the drain can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0127] In block 1435, a first gate can be deposited on the drain. In one embodiment, the the first gate can include a dummy gate that can be deposited on the drain. In another embodiment, the dummy gate can include an ILD. In another embodiment, the ILD can include silicon dioxide (SiC ), or a low-K material. In an embodiment, the dummy gate can include an oxide, nitride, an amorphous Si, or poly-Si material, or a combination of any of these materials. In an embodiment, the dummy gate can be deposited using PVD, CVD, MOCVD, MBE and/or ALD, and the like. In one embodiment, the dummy gate 1118 can have a thickness of approximately 30 nm to approximately 100 nm, with an example thickness of approximately 40 nm to approximately 60 nm.

[0128] In block 1440, a first spacer can be deposited on the first sidewall of the first gate. In an embodiment, the spacers can serve to provide electrical insulation between a gate (to be described below) and the drain. In one embodiment, the spacers can include silicon oxide or silicon nitride. In an embodiment, the spacer can serve to prevent the drain from making electrical contact to the gate.

[0129] In block 1445, an oxide can be deposited on a portion of the drain, a portion of the sidewalls, and a portion of the first gate. In one embodiment, the oxide can include an ILD material. In another embodiment, the ILD material can include silicon dioxide (SiCh), or a low-K material. In one embodiment, the oxide can be deposited using PVD, CVD, MOCVD, and/or ALD, and the like.

[0130] In block 1450, a portion of the drain and a portion of the channel can be removed. In an embodiment, a recess that can be formed by the removal of a portion of the drain and a portion of the channel not covered by the oxide. In one embodiment, the removal of the portion of the drain and a portion of the channel can be performed using an etching process. In one embodiment, the etching process can include, for example, a dry etch. In one embodiment, the dry etch can include, for example, a plasma-based and/or a mechanical -based etch. In one embodiment, the etching process can include, for example, a wet etch. The wet etching process can include, for example, any suitable chemicals for the removal of a portion of the drain and a portion of the channel. [0131] In block 1455, a second spacer can be deposited on the second sidewall of the first gate. In an embodiment, the spacers can serve to provide electrical insulation between a gate (to be described below) and the drain. In one embodiment, the spacers can include silicon oxide or silicon nitride. In an embodiment, the spacer can serve to prevent the drain from making electrical contact to the gate.

[0132] In block 1460, the oxide can be removed. In one embodiment, the removal of the oxide can be performed using an etching process. In one embodiment, the etching process can include, for example, a dry etch. In one embodiment, the dry etch can include, for example, a plasma-based and/or a mechanical -based etch. In one embodiment, the etching process can include, for example, a wet etch. The wet etching process can include, for example, any suitable chemicals for the removal of a portion of the oxide.

[0133] In block 1465, a first insulator can be deposited on the source. In an embodiment, the insulator, for example, the dielectric material can include an oxide. In another embodiment, the dielectric material can include an ILD material. In another embodiment, the ILD material can include silicon dioxide (SiCh), or a low-K material. In one embodiment, the thickness of the dielectric material layer can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the dielectric material can be deposited using PVD, CVD, MOCVD, ALD, and the like.

[0134] In block 1470, a second insulator can be deposited on the drain. In an embodiment, the first insulator and the second insulator can be deposited and then polished (for example, mechanically polished) to stop at the level of the first gate. In an embodiment, the insulator, for example, the dielectric material can include an oxide. In another embodiment, the dielectric material can include an ILD material. In another embodiment, the ILD material can include silicon dioxide (SiCh), or a low-K material. In one embodiment, the thickness of the dielectric material 1224 layer can be approximately 10 nm to approximately 300 nm, with an example thickness of approximately 30 nm to approximately 50 nm. In one embodiment, the dielectric material can be deposited using PVD, CVD, MOCVD, ALD, and the like.

[0135] In block 1475, the first gate, that is the dummy gate, can be removed. In an embodiment, a recess that can be formed by the removal of a portion of the dummy gate. In one embodiment, the removal of the portion of the dummy gate can be performed using an etching process. In one embodiment, the etching process can include, for example, a dry etch. In one embodiment, the dry etch can include, for example, a plasma-based and/or a mechanical-based etch. In one embodiment, the etching process can include, for example, a wet etch. The wet etching process can include, for example, any suitable chemicals for the removal of a portion of the dummy gate.

[0136] In block 1480, a gate dielectric can be deposited on the channel. In one embodiment, the gate dielectric can include a dielectric material. In another embodiment, the gate dielectric can include silicon oxide. In another embodiment, the gate dielectric can include a high-K dielectric material. In another embodiment, the high-K material, for example, hafnium oxide, tantalum oxide, titanium oxide, aluminum oxide, silicon dioxide, silicon nitride and the like. In one embodiment, an electroglass (EG) can be used as the gate dielectric. In one embodiment, the gate dielectric can include hexagonal boron nitride (HBN). In one embodiment, the gate material can be deposited using PVD, CVD, and/or ALD, and the like. In one embodiment, the gate dielectric can have a thickness of approximately 1 nm to approximately 10 nm, with an example thickness of approximately 2 nm to approximately 4 nm.

[0137] In block 1485, a second gate can be deposited on the gate dielectric. In another embodiment, the gate can include a metal. In another embodiment, the gate can include a transition metal. In one embodiment, the gate can be used to tune the threshold voltage of the device. In one embodiment, gate can include titanium nitride, cobalt, tungsten, cobalt, tungsten, palladium, molybdenum, germanium, ruthenium, nickel, titanium silicide, tungsten, nickel, tantalum nitride (TaN), silicide and/or platinum. In one embodiment, the gate can be deposited using PVD, CVD, MOCVD, MBE and/or ALD, and the like. In one embodiment, the gate can have a thickness of approximately 30 nm to approximately 100 nm, with an example thickness of approximately 40 nm to approximately 60 nm.

[0138] In block 1490, a portion of the first insulator and a portion of the second insulator can be removed. In an embodiment, a recess that can be formed by the removal of the portion of the first insulator and a portion of the second insulator. In one embodiment, the removal of the portion of the first insulator and a portion of the second insulator can be performed using an etching process. In one embodiment, the etching process can include, for example, a dry etch. In one embodiment, the dry etch can include, for example, a plasma-based and/or a mechanical-based etch. In one embodiment, the etching process can include, for example, a wet etch. The wet etching process can include, for example, any suitable chemicals for the removal of the portion of the first insulator and a portion of the second insulator.

[0139] In block 1492, a first diffusion barrier (also referred to as a drain supplemental layer) can be deposited on a portion of the drain. In an embodiment, the drain supplemental layer can include one, two, or all of a diffusion barrier layer to prevent diffusion of metal into the underlying drain, a material to form good Ohmic contact between the drain contact and the drain, and/or a material to engineer a difference in work function between the drain contact and the drain. In one embodiment, the drain supplemental layer can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nmto approximately 20 nm. In an embodiment, a drain supplemental layer can include a titanium nitride (TiN), tantalum nitride (TaN), and/or ruthenium (Ru) material. In another embodiment the drain supplemental layer can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0140] In block 1494, a first contact can be deposited on the source supplemental layer. In one embodiment, the first contact can serve as a source contact. In another embodiment, the source contact can include a metal In one embodiment, the source contact can include gold, copper, silver, aluminum, zinc, tin, platinum, titanium, titanium nitride, tantalum nitride, silicide, tungsten, palladium, molybdenum, germanium, ruthenium, nickel any of the like. The source contact can include any alloys of such materials. In one embodiment, the source contact can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nm to approximately 20 nm. In one embodiment, the source contact can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0141] In block 1496, a second diffusion barrier (also referred to as a source supplemental layer) can be deposited on a portion of the source. In an embodiment, the source supplemental layer can include one, two, or all of a diffusion barrier layer to prevent diffusion of metal into the underlying source, a material to form good Ohmic contact between the source contact and the source, and/or a material to engineer a difference in work function between the source contact and the source. In one embodiment, the source supplemental layer can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nm to approximately 20 nm. In an embodiment, the source supplemental layer can include a titanium nitride (TiN), tantalum nitride (TaN), and/or ruthenium (Ru) material. In another embodiment, the source supplemental layer can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0142] In block 1498, a second contact can be deposited on the drain supplemental layer. In one embodiment, second contact can serve as a drain contact. In one embodiment, the drain contact can include a metal. In one embodiment, the drain contact can include gold, copper, silver, aluminum, zinc, tin, platinum, titanium, titanium nitride, tantalum nitride, silicide, tungsten, palladium, molybdenum, germanium, ruthenium, nickel any of the like. The drain contact can include any alloys of such materials. In one embodiment, the drain contract can have a thickness of approximately 2 nm to approximately 100 nm, with example thicknesses of approximately 5 nm to approximately 20 nm. In one embodiment, the drain contract can be deposited using PVD, CVD, MOCVD, MBE, and/or ALD, and the like.

[0143] FIG. 15 depicts an example of a system 1500 according to one or more embodiments of the disclosure. In one embodiment, the transistors described herein can be used in connection with or formed as a part of any of the devices shown in system 1500. In one embodiment, system 1500 includes, but is not limited to, a desktop computer, a laptop computer, a netbook, a tablet, a notebook computer, a personal digital assistant (PDA), a server, a workstation, a cellular telephone, a mobile computing device, a smart phone, an Internet appliance or any other type of computing device. In some embodiments, system 1500 can include a system on a chip (SOC) system.

[0144] In one embodiment, system 1500 includes multiple processors including processor 1510 (in Fig. 15, processor 1510 is labeled as 1510) and processor N 1505, where processor N 1505 has logic similar or identical to the logic of processor 1510. In one embodiment, processor 1510 has one or more processing cores (represented here by processing core 1 1512 and processing core N 1512N, where 1512N represents the Nth processor core inside processor 1510, where N is a positive integer). More processing cores can be present (but not depicted in the diagram of FIG. 15). In some embodiments, processing core 1512 includes, but is not limited to, pre-fetch logic to fetch instructions, decode logic to decode the instructions, execution logic to execute instructions, a combination thereof, or the like. In some embodiments, processor 1510 has a cache memory 1516 to cache instructions and/or data for system 1500. Cache memory 1516 may be organized into a hierarchical structure including one or more levels of cache memory.

[0145] In some embodiments, processor 1510 includes a memory controller (MC) 1514, which is configured to perform functions that enable the processor 1510 to access and communicate with memory 1530 that includes a volatile memory 1532 and/or a non-volatile memory 1534. In some embodiments, processor 1510 can be coupled with memory 1530 and chipset 1520. Processor 1510 may also be coupled to a wireless antenna 1578 to communicate with any device configured to transmit and/or receive wireless signals. In one embodiment, the wireless antenna 1578 operates in accordance with, but is not limited to, the IEEE 1102.11 standard and its related family, Home Plug AV (HPAV), Ultra Wide Band (UWB), Bluetooth, WiMax, or any form of wireless communication protocol.

[0146] In some embodiments, volatile memory 1532 includes, but is not limited to,

Synchronous Dynamic Random Access Memory (SDRAM), Dynamic Random Access Memory

(DRAM), RAMBUS Dynamic Random Access Memory (RDRAM), and/or any other type of random access memory device. Non-volatile memory 1534 includes, but is not limited to, flash memory, phase change memory (PCM), read-only memory (ROM), electrically erasable programmable read-only memory (EEPROM), or any other type of non-volatile memory device.

[0147] Memory device 1530 stores information and instructions to be executed by processor 1510. In one embodiment, memory 1530 may also store temporary variables or other intermediate information while processor 1510 is executing instructions. In the illustrated embodiment, chipset 1520 connects with processor 1510 via Point-to-Point (PtP or P-P) interface 1517 and P-P interface 1522. Chipset 1520 enables processor 1510 to connect to other elements in system 1500. In some embodiments of the disclosure, P-P interface 1517 and P-P interface 1522 can operate in accordance with a PtP communication protocol, such as the Intel® QuickPath Interconnect (QPI) or the like. In other embodiments, a different interconnect may be used.

[0148] In some embodiments, chipset 1520 can be configured to communicate with processor 1510, the processor N 1505, display device 1540, and other devices 1572, 1576, 1574, 1560, 1562, 1564, 1566, 1577, etc. Chipset 1520 may also be coupled to the wireless antenna 1578 to communicate with any device configured to transmit and/or receive wireless signals.

[0149] Chipset 1520 connects to display device 1540 via interface 1526. Display 1540 may be, for example, a liquid crystal display (LCD), a plasma display, cathode ray tube (CRT) display, or any other form of visual display device. In some embodiments of the disclosure, processor 1510 and chipset 1520 are integrated into a single SOC. In addition, chipset 1520 connects to bus 1550 and/or bus 1555 that interconnect various elements 1574, 1560, 1562, 1564, and 1566. Bus 1550 and bus 1555 may be interconnected via a bus bridge 1572. In one embodiment, chipset 1520 couples with anon-volatile memory 1560, amass storage device(s) 1562, a keyboard/mouse 1564, and a network interface 1566 via interface 1524 and/or 1526, smart TV 1576, consumer electronics 1577, etc.

[0150] In one embodiment, mass storage device(s) 1562 can include, but not be limited to, a solid state drive, a hard disk drive, a universal serial bus flash memory drive, or any other form of computer data storage medium. In one embodiment, network interface 1566 is implemented by any type of well-known network interface standard including, but not limited to, an Ethernet interface, a universal serial bus (USB) interface, a Peripheral Component Interconnect (PCI) Express interface, a wireless interface and/or any other suitable type of interface. In one embodiment, the wireless interface operates in accordance with, but is not limited to, the IEEE 802.11 standard and its related family, Home Plug AV (HPAV), Ultra Wide Band (UWB), Bluetooth, WiMax, or any form of wireless communication protocol.

[0151] While the modules shown in FIG. 15 are depicted as separate blocks within the system

1500, the functions performed by some of these blocks may be integrated within a single semiconductor circuit or may be implemented using two or more separate integrated circuits. For example, although cache memory 1516 is depicted as a separate block within processor 1510, cache memory 1516 or selected elements thereof can be incorporated into processor core 1512.

[0152] It is noted that the system 1500 described herein may include any suitable type of microelectronics packaging and configurations thereof, including, for example, system in a package (SiP), system on a package (SOP), package on package (PoP), interposer package, 3D stacked package, etc. Further, any suitable type of microelectronic components may be provided in the semiconductor packages, as described herein. For example, microcontrollers, microprocessors, baseband processors, digital signal processors, memory dies, field gate arrays, logic gate dies, passive component dies, MEMSs, surface mount devices, application specific integrated circuits, baseband processors, amplifiers, filters, combinations thereof, or the like may be packaged in the semiconductor packages, as disclosed herein. The semiconductor devices (for example, the semiconductor devices described in connection with any of FIGS. 1-14), as disclosed herein, may be provided in any variety of electronic devices including consumer, industrial, military, communications, infrastructural, and/or other electronic devices.

[0153] In various embodiments, the devices, as described herein, may be used in connection with one or more processors. The one or more processors may include, without limitation, a central processing unit (CPU), a digital signal processor(s) (DSP), a reduced instruction set computer (RISC), a complex instruction set computer (CISC), a microprocessor, a microcontroller, a field programmable gate array (FPGA), or any combination thereof. The processors may also include one or more application specific integrated circuits (ASICs) or application specific standard products (ASSPs) for handling specific data processing functions or tasks. In certain embodiments, the processors may be based on an Intel® Architecture system and the one or more processors and any chipset included in an electronic device may be from a family of Intel® processors and chipsets, such as the Intel® Atom® processor(s) family or Intel-64 processors (for example, Sandy Bridge®, Ivy Bridge®, Haswell®, Broadwell®, Skylake®, etc.).

[0154] Additionally or alternatively, the devices, as described herein, may be used in connection with one or more additional memory chips. The memory may include one or more volatile and/or non-volatile memory devices including, but not limited to, magnetic storage devices, read-only memory (ROM), random access memory (RAM), dynamic RAM (DRAM), static RAM (SRAM), synchronous dynamic RAM (SDRAM), double data rate (DDR) SDRAM (DDR-SDRAM), RAM-BUS DRAM (RDRAM), flash memory devices, electrically erasable programmable read-only memory (EEPROM), non-volatile RAM (NVRAM), universal serial bus

(USB) removable memory, or combinations thereof. [0155] In example embodiments, the electronic device in which the disclosed devices are used and/or provided may be a computing device. Such a computing device may house one or more boards on which the devices may be disposed. The board may include a number of components including, but not limited to, a processor and/or at least one communication chip. The processor may be physically and electrically connected to the board through, for example, electrical connections of the devices. The computing device may further include a plurality of communication chips. For instance, a first communication chip may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth, and a second communication chip may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, EV-DO, and others. In various example embodiments, the computing device may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra-mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, a digital video recorder, combinations thereof, or the like. In further example embodiments, the computing device may be any other electronic device that processes data.

[0156] Example 1 may include an integrated circuit (IC) structure comprising: an isolation structure on a substrate, the isolation structure including a trench; a buffer material in the trench; a source on the buffer material; a channel on a portion of the source, the channel including a first portion and a second portion; a gate dielectric on the first portion of the channel; a gate on the gate dielectric; and a drain on the second portion of the channel and on a sidewall of the gate dielectric.

[0157] Example 2 may include the structure of example 1 and/or some other example herein, wherein the trench comprises an aspect ratio trapping (ART) trench.

[0158] Example 3 may include the structure of example 1 and/or some other example herein, wherein a junction at an interface between the source and the channel is gated on a sidewall of the channel.

[0159] Example 4 may include the structure of example 1 and/or some other example herein, further comprising a first contact electrode on the source and a second contact electrode on the drain.

[0160] Example 5 may include the structure of example 1 and/or some other example herein, wherein the substrate comprises a semiconductor.

[0161] Example 6 may include the structure of example 1 and/or some other example herein, wherein the substrate comprises silicon, germanium, a III-V semiconductor, or gallium and nitrogen. [0162] Example 7 may include the structure of example 1 and/or some other example herein, wherein the buffer material comprises a III-V semiconductor.

[0163] Example 8 may include the structure of example 1 and/or some other example herein, wherein the vertical TFET comprises an n-type vertical TFET and the source comprises a p-doped semiconductor.

[0164] Example 9 may include the structure of example 1 and/or some other example herein, wherein the source comprises (i) gallium and antimony, (ii) gallium, arsenic, and antimony, or (iii) indium, gallium, and arsenic.

[0165] Example 10 may include the structure of example 1 and/or some other example herein, wherein the vertical TFET comprises an n-type vertical TFET and the drain comprises an n-type semiconductor.

[0166] Example 11 may include the structure of example 10 and/or some other example herein, wherein the drain comprises indium and phosphorous.

[0167] Example 12 may include the structure of example 1 and/or some other example herein, wherein the channel comprises a doped material.

[0168] Example 13 may include the structure of example 12 and/or some other example herein, wherein the channel comprises a gradient composition of indium, gallium, and arsenic.

[0169] Example 14 may include a device including a vertical tunneling field effect transistor (TFET), the device comprising: an isolation structure on a substrate, the isolation structure including a trench; a buffer material in the trench; a source on the buffer material; a channel on a portion of the source, the channel including a first portion and a second portion; a gate dielectric on the first portion of the channel; a gate on the gate dielectric; and a drain on the second portion of the channel and on a sidewall of the gate dielectric.

[0170] Example 15 may include the device of example 14 and/or some other example herein, wherein the trench comprises an aspect ratio trapping (ART) trench.

[0171] Example 16 may include the device of example 14 and/or some other example herein, wherein a junction at an interface between the source and the channel is gated on a sidewall of the channel.

[0172] Example 17 may include the device of example 14 and/or some other example herein, wherein the substrate comprises silicon, germanium, a III-V semiconductor, or gallium and nitrogen.

[0173] Example 18 may include the device of example 14 and/or some other example herein, wherein the buffer material comprises a III-V semiconductor. [0174] Example 19 may include the device of example 14 and/or some other example herein, wherein the vertical TFET comprises an n-type vertical TFET and the source comprises a p-doped semiconductor.

[0175] Example 20 may include the device of example 19 and/or some other example herein, wherein the source comprises (i) gallium and antimony, (ii) gallium, arsenic, and antimony, or (iii) indium, gallium, and arsenic.

[0176] Example 21 may include the device of example 14 and/or some other example herein, wherein the vertical TFET comprises an n-type vertical TFET and the drain comprises an n-type semiconductor.

[0177] Example 22 may include the device of example 21 and/or some other example herein, wherein the drain comprises indium and phosphorous.

[0178] Example 23 may include the device of example 14 and/or some other example herein, wherein the channel comprises a channel having a gradient composition of indium, gallium, and arsenic.

[0179] Example 24 may include a device comprising an integrated circuit (IC) structure comprising: an isolation structure on a substrate, the isolation structure including a trench; a buffer material in the trench; a source on the buffer material; a channel on a portion of the source, the channel including a first portion and a second portion; a gate dielectric on the first portion of the channel; a gate on the gate dielectric; and a drain on the second portion of the channel and on a sidewall of the gate dielectric.

[0180] Example 25 may include the device of example 24 and/or some other example herein, wherein the trench comprises an aspect ratio trapping (ART) trench.

[0181] Example 26 may include the device of example 24 and/or some other example herein, wherein a junction at an interface between the source and the channel is gated on a sidewall of the channel.

[0182] Example 27 may include the device of example 24 and/or some other example herein, further comprising a first contact electrode on the source and a second contact electrode on the drain.

[0183] Example 28 may include the device of example 24 and/or some other example herein, wherein the substrate comprises a semiconductor.

[0184] Example 29 may include the device of example 24 and/or some other example herein, wherein the substrate comprises silicon, germanium, a III-V semiconductor, or gallium and nitrogen. [0185] Example 30 may include the device of example 24 and/or some other example herein, wherein the buffer material comprises a III-V semiconductor.

[0186] Example 31 may include the device of example 24 and/or some other example herein, wherein the vertical TFET comprises an n-type vertical TFET and the source comprises a p-doped semiconductor.

[0187] Example 32 may include the device of example 24 and/or some other example herein, wherein the source comprises (i) gallium and antimony, (ii) gallium, arsenic, and antimony, or (iii) indium, gallium, and arsenic.

[0188] Example 33 may include the device of example 24 and/or some other example herein, wherein the vertical TFET comprises an n-type vertical TFET and the drain comprises an n-type semiconductor.

[0189] Example 34 may include the device of example 33 and/or some other example herein, wherein the drain comprises indium and phosphorous.

[0190] Example 35 may include the device of example 24 and/or some other example herein, wherein the channel comprises a doped material.

[0191] Example 36 may include the device of example 35 and/or some other example herein, wherein the channel comprises a gradient composition of indium, gallium, and arsenic.

[0192] Various features, aspects, and embodiments have been described herein. The features, aspects, and embodiments are susceptible to combination with one another as well as to variation and modification, as will be understood by those having skill in the art. The present disclosure should, therefore, be considered to encompass such combinations, variations, and modifications.

[0193] The terms and expressions which have been employed herein are used as terms of description and not of limitation, and there is no intention, in the use of such terms and expressions, of excluding any equivalents of the features shown and described (or portions thereof), and it is recognized that various modifications are possible within the scope of the claims. Other modifications, variations, and alternatives are also possible. Accordingly, the claims are intended to cover all such equivalents.

[0194] While the disclosure includes various embodiments, including at least a best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the foregoing description. Accordingly, the disclosure is intended to embrace all such alternatives, modifications, and variations, which fall within the scope of the included claims. All matters disclosed herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense. [0195] This writen description uses examples to disclose certain embodiments of the disclosure, including the best mode, and also to enable any person skilled in the art to practice certain embodiments of the disclosure, including making and using any apparatus, devices or systems and performing any incorporated methods and processes. The patentable scope of certain embodiments of the disclosure is defined in the claims, and may include other examples that occur to those skilled in the art. Such other examples are intended to be within the scope of the claims if they have structural elements that do not differ from the literal language of the claims, or if they include equivalent structural elements with insubstantial differences from the literal language of the claims.

Claims

CLAIMS What is claimed is:

1. An integrated circuit (IC) structure comprising:

an isolation structure on a substrate, the isolation structure including a trench;

a buffer material in the trench;

a source on the buffer material;

a channel on a portion of the source, the channel including a first portion and a second portion;

a gate dielectric on the first portion of the channel;

a gate on the gate dielectric; and

a drain on the second portion of the channel and on a sidewall of the gate dielectric.

2. The structure of claim 1, wherein the trench comprises an aspect ratio trapping

(ART) trench.

3. The structure of claim 1, wherein a junction at an interface between the source and the channel is gated on a sidewall of the channel.

4. The structure device of claim 1, further comprising a first contact electrode on the source and a second contact electrode on the drain.

5. The structure of claim 1, wherein the substrate comprises a semiconductor.

6. The structure of claim 1, wherein the substrate comprises silicon, germanium, a III- V semiconductor, or gallium and nitrogen.

7. The structure of claim 1, wherein the buffer material comprises a III-V

semiconductor.

8. The structure of claim 1, wherein the vertical TFET comprises an n-type vertical

TFET and the source comprises a p-doped semiconductor.

9. The structure of claim 1, wherein the source comprises (i) gallium and antimony, (ii) gallium, arsenic, and antimony, or (iii) indium, gallium, and arsenic.

10. The structure of claim 1, wherein the vertical TFET comprises an n-type vertical TFET and the drain comprises an n-type semiconductor.

11. The structure of claim 10, wherein the drain comprises indium and phosphorous.

12. The structure of claim 1, wherein the channel comprises a doped material.

13. The structure of claim 12, wherein the channel comprises a gradient composition of indium, gallium, and arsenic.

14. A device including a vertical tunneling field effect transistor (TFET), the device comprising:

a buffer material in the trench;

a source on the buffer material;

a gate dielectric on the first portion of the channel;

a gate on the gate dielectric; and

15. The device of claim 14, wherein the trench comprises an aspect ratio trapping (ART) trench.

16. The device of claim 14, wherein a junction at an interface between the source and the channel is gated on a sidewall of the channel.

17. The device of claim 14, wherein the substrate comprises silicon, germanium, a III- V semiconductor, or gallium and nitrogen.

18. The device of claim 14, wherein the buffer material comprises a III-V

semiconductor.

19. The device of claim 14, wherein the vertical TFET comprises an n-type vertical TFET and the source comprises a p-doped semiconductor.

20. The device of claim 19, wherein the source comprises (i) gallium and antimony,

(ii) gallium, arsenic, and antimony, or (iii) indium, gallium, and arsenic.

21. The device of claim 14, wherein the vertical TFET comprises an n-type vertical TFET and the drain comprises an n-type semiconductor.

22. The device of claim 21, wherein the drain comprises indium and phosphorous.

23. The device of claim 14, wherein the channel comprises a channel having a gradient composition of indium, gallium, and arsenic.