KR20100021891A - Semiconductor chip package and manufacturing method thereof - Google Patents
Semiconductor chip package and manufacturing method thereof Download PDFInfo
- Publication number
- KR20100021891A KR20100021891A KR1020080080550A KR20080080550A KR20100021891A KR 20100021891 A KR20100021891 A KR 20100021891A KR 1020080080550 A KR1020080080550 A KR 1020080080550A KR 20080080550 A KR20080080550 A KR 20080080550A KR 20100021891 A KR20100021891 A KR 20100021891A
- Authority
- KR
- South Korea
- Prior art keywords
- light emitting
- cap structure
- semiconductor light
- chip package
- semiconductor chip
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92222—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92225—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
Landscapes
- Led Device Packages (AREA)
Abstract
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor chip package and a method of manufacturing the same. The chip package can be implemented, and the shake of the color coordinate can be easily improved by forming the cap structure by adjusting the compounding ratio of the phosphors.
Description
The present invention relates to a semiconductor chip package and a method of manufacturing the same, and in particular, the present invention is capable of implementing a compact package while ensuring airtightness by packaging a semiconductor light emitting chip using a cap structure including a phosphor. A semiconductor chip package and a method of manufacturing the same.
Recently, an issue in the field of lighting modules (LM) relates to phosphor application for compact package implementation. Conventional phosphor coating methods include a dispensing method, a conformal coating method, a method of forming a phosphor film on a chip upper surface, and the like.
1 is a vertical cross-sectional view showing the structure of a semiconductor chip package coated with a phosphor by a general dispensing method.
As shown in FIG. 1, the semiconductor chip package is formed by flip bonding the patterned
In the case of using such a dispensing method, barrier ribs must be formed so that the resin material injected from the dispenser (not shown) does not overflow to the outside of the substrate, and space and height for forming such barrier ribs are required, thus limiting the formation of a compact package structure. There is. In addition, when molding the phosphor by the dispensing method, there is a problem that the color mixing is not good because the phosphor is unevenly distributed.
2 is a vertical cross-sectional view showing the structure of a semiconductor chip package coated with a phosphor by a method of forming a general phosphor film on an upper surface of a semiconductor chip.
As shown in FIG. 2, the semiconductor chip package is a semiconductor chip mounted by flip bonding on patterned
When the phosphor film is used, the phosphor film may be easily coated on the upper surface of the
In addition, in the case of a chip that does not have a sapphire that is structurally different from a thin film flip chip (TFFC), the coating on the upper surface of the chip is easy using the conformal coating method, but the coating on the side of the chip is not easy. There is this.
Therefore, the present invention has been proposed to solve the conventional problems as described above, and its object is to provide a compact package while simultaneously coating the phosphor on both the top and side surfaces of the semiconductor light emitting chip mounted on the substrate. SUMMARY A semiconductor chip package and a method of manufacturing the same are provided.
In order to achieve the above technical problem, a semiconductor chip package according to an embodiment of the present invention, a substrate having an electrode pad formed on the upper surface; A semiconductor light emitting chip and a passive element flip-bonded on an upper surface of the electrode pad, respectively; And a cap structure mounted on the substrate to surround the semiconductor light emitting chip and including a phosphor.
Preferably, the semiconductor chip package further includes a protection part coated with a coating material on the region in order to protect a region other than the semiconductor light emitting chip on which the cap structure is mounted.
Preferably, the cap structure is made of a resin containing phosphor, and the cap structure is mounted on the substrate by an adhesive. The adhesive may fill an internal space between the cap structure and the semiconductor light emitting chip, and the adhesive may be a transparent silicone resin or a transparent epoxy resin. In addition, the adhesive may further include a phosphor. The coating material may be a transparent silicone resin or a transparent epoxy resin.
On the other hand, the semiconductor chip package manufacturing method according to another embodiment of the present invention, comprising the steps of: preparing a substrate on which the electrode pad is formed; Flip bonding a semiconductor light emitting chip and a passive element on the electrode pad; And mounting a cap structure including phosphor on the substrate to surround the semiconductor light emitting chip.
Preferably, the method for manufacturing a semiconductor chip package further comprises the step of forming a protective part by applying a coating material to a region other than the semiconductor light emitting chip on which the cap structure is mounted, and the mounting of the cap structure may include: The flip bonded semiconductor light emitting chip and the cap structure are bonded to each other.
Preferably, the cap structure is a structure that is injection-molded with a mixture of phosphors, the adhesive may be a transparent silicone resin or a transparent epoxy resin. In addition, the adhesive may be further mixed with a phosphor.
Preferably, the adhesive fills an internal space between the cap structure and the semiconductor light emitting chip, and the coating material may be a transparent silicone resin or a transparent epoxy resin.
According to the present invention as described above, it is possible to implement a compact semiconductor chip package while ensuring the airtightness of the package by mounting the cap structure including the phosphor on the semiconductor light emitting chip to surround the upper surface and the side of the semiconductor light emitting chip for generating light In addition, by adjusting the compounding ratio of the phosphors to form the cap structure, it is possible to easily improve the shake of the color coordinates.
Hereinafter, with reference to the accompanying drawings will be described embodiments of the present invention; However, embodiments of the present invention may be modified in various other forms, and the scope of the present invention is not limited to the embodiments described below. In addition, the embodiments of the present invention are provided to more completely explain the present invention to those skilled in the art. Accordingly, the shape and size of elements in the drawings may be exaggerated for clarity.
3 is a vertical cross-sectional view of a semiconductor chip package according to an embodiment of the present invention.
As shown in FIG. 3, the semiconductor chip package according to the present invention may be flip-bonded to the upper surface of the
The
The
4A to 4E are cross-sectional views illustrating a process of manufacturing a semiconductor chip package according to an exemplary embodiment of the present invention illustrated in FIG. 3.
First, as shown in FIG. 4A, the method of manufacturing a semiconductor chip package according to the present disclosure begins with preparing a
Next, the semiconductor light emitting chip and the passive element are flip-bonded on the
Subsequently, a process of applying the
Subsequently, a process of mounting the
The
Subsequently, a process of applying a coating material to a region other than the semiconductor
5A to 5C are cross-sectional views illustrating a process of injection molding a cap structure used in a semiconductor chip package according to an exemplary embodiment of the present invention illustrated in FIG. 3.
As shown in Figure 5 (a), the resin is filled in the upper and
The above-described embodiments and the accompanying drawings are merely illustrative of preferred embodiments, and the present invention is intended to be limited by the appended claims. In addition, it will be apparent to those skilled in the art that the present invention may be substituted, modified, and changed in various forms without departing from the technical spirit of the present invention described in the claims.
1 is a vertical cross-sectional view showing the structure of a semiconductor chip package coated with a phosphor by a general dispensing method,
2 is a vertical cross-sectional view showing a structure of a semiconductor chip package coated with a phosphor by a method of forming a general phosphor film on an upper surface of a semiconductor chip,
3 is a vertical cross-sectional view showing the structure of a semiconductor chip package according to an embodiment of the present invention;
4A to 4E are cross-sectional views illustrating a manufacturing process of the semiconductor chip package illustrated in FIG. 3.
5A to 5C are cross-sectional views illustrating a process of injection molding a cap structure used in the semiconductor chip package illustrated in FIG. 3.
Claims (16)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080080550A KR20100021891A (en) | 2008-08-18 | 2008-08-18 | Semiconductor chip package and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080080550A KR20100021891A (en) | 2008-08-18 | 2008-08-18 | Semiconductor chip package and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20100021891A true KR20100021891A (en) | 2010-02-26 |
Family
ID=42091416
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020080080550A KR20100021891A (en) | 2008-08-18 | 2008-08-18 | Semiconductor chip package and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20100021891A (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20120032780A (en) * | 2010-09-29 | 2012-04-06 | 서울반도체 주식회사 | Phosphor sheet, light-emitting device having the phosphor sheet and method of manufacturing the same |
KR101288918B1 (en) * | 2011-12-26 | 2013-07-24 | 루미마이크로 주식회사 | Manufacturing method of light emitting device having wavelenth-converting layer and light emitting device produced by the same |
US8785953B2 (en) | 2011-03-25 | 2014-07-22 | Samsung Electronics Co., Ltd. | Light emitting diode, manufacturing method thereof, light emitting diode module, and manufacturing method thereof |
US9236539B2 (en) | 2012-12-10 | 2016-01-12 | Samsung Display Co., Ltd. | Light emitting diode package and manufacturing method thereof |
WO2017065353A1 (en) * | 2015-10-14 | 2017-04-20 | (주)라이타이저코리아 | Light-emitting device package and method for preparing same |
WO2017069339A1 (en) * | 2015-10-20 | 2017-04-27 | (주)라이타이저코리아 | Light-emitting device package and manufacturing method therefor |
CN109791966A (en) * | 2017-09-12 | 2019-05-21 | Lg 伊诺特有限公司 | Light emitting device package |
-
2008
- 2008-08-18 KR KR1020080080550A patent/KR20100021891A/en not_active Application Discontinuation
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20120032780A (en) * | 2010-09-29 | 2012-04-06 | 서울반도체 주식회사 | Phosphor sheet, light-emitting device having the phosphor sheet and method of manufacturing the same |
US9705050B2 (en) | 2010-09-29 | 2017-07-11 | Seoul Semiconductor Co., Ltd. | Phosphor sheet, light-emitting device having the phosphor sheet and method of manufacturing the same |
US8785953B2 (en) | 2011-03-25 | 2014-07-22 | Samsung Electronics Co., Ltd. | Light emitting diode, manufacturing method thereof, light emitting diode module, and manufacturing method thereof |
US9153759B2 (en) | 2011-03-25 | 2015-10-06 | Samsung Electronics Co., Ltd. | Light emitting diode, manufacturing method thereof, light emitting diode module, and manufacturing method thereof |
EP2503606A3 (en) * | 2011-03-25 | 2015-11-25 | Samsung Electronics Co., Ltd. | Light Emitting Diode, Manufacturing Method Thereof, Light Emitting Diode Module, and Manufacturing Method Thereof |
KR101288918B1 (en) * | 2011-12-26 | 2013-07-24 | 루미마이크로 주식회사 | Manufacturing method of light emitting device having wavelenth-converting layer and light emitting device produced by the same |
US9236539B2 (en) | 2012-12-10 | 2016-01-12 | Samsung Display Co., Ltd. | Light emitting diode package and manufacturing method thereof |
WO2017065353A1 (en) * | 2015-10-14 | 2017-04-20 | (주)라이타이저코리아 | Light-emitting device package and method for preparing same |
WO2017069339A1 (en) * | 2015-10-20 | 2017-04-27 | (주)라이타이저코리아 | Light-emitting device package and manufacturing method therefor |
CN109791966A (en) * | 2017-09-12 | 2019-05-21 | Lg 伊诺特有限公司 | Light emitting device package |
CN109791966B (en) * | 2017-09-12 | 2023-08-08 | 苏州立琻半导体有限公司 | Light emitting device package |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2503606B1 (en) | Light Emitting Diode, Manufacturing Method Thereof, Light Emitting Diode Module, and Manufacturing Method Thereof | |
JP6203759B2 (en) | LED chip manufacturing method | |
KR20100021891A (en) | Semiconductor chip package and manufacturing method thereof | |
KR101219106B1 (en) | Light emitting device package and methdod of manufacturing the same | |
US8853730B2 (en) | Light emitting device and manufacturing method thereof | |
US8138509B2 (en) | Light emitting device having luminescent layer with opening to exposed bond pad on light emitting die for wire bonding pad to substrate | |
JP5497469B2 (en) | Light emitting device and manufacturing method thereof | |
US20140087498A1 (en) | Method of manufacturing light-emitting device | |
TWI648880B (en) | Method of forming a light emitting device | |
KR101476771B1 (en) | Semiconductor device structure and method of manufacutruing the same | |
JP5334123B2 (en) | Semiconductor light emitting device, semiconductor light emitting device assembly, and method of manufacturing semiconductor light emitting device | |
KR20150107086A (en) | Semiconductor device structure and method of manufacutruing the same | |
US20130175554A1 (en) | Led package substrate and method of manufacturing led package | |
KR20120084553A (en) | Package of light emitting device and method of manufacturing the same and lead frame | |
KR100665372B1 (en) | Structure of light emitting diode package having high light-extraction efficiency and method of producing the same | |
TWM455258U (en) | Image sensor structure with chamber notch | |
KR101762174B1 (en) | Light emitting device package and method of manufacturing the same | |
TWI445216B (en) | Led package structure with a deposited-type phosphor layer and method for making the same | |
JP5702481B2 (en) | Light emitting device and manufacturing method thereof | |
KR101460742B1 (en) | Method of manufacutruing semiconductor device structure | |
KR20100005852A (en) | Light emitting diode package and method for making the same | |
TWI392124B (en) | Led device and a method for packing the same | |
KR101300463B1 (en) | Method of manufacutruing semiconductor device structure | |
KR101465708B1 (en) | Method of manufacturing a semiconductor device structure | |
KR102511747B1 (en) | Led package, semiconductor chip mounted on the led package and method for fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
N231 | Notification of change of applicant | ||
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |