KR20040102320A - 안정한 이미지 출력을 유지하는 동안 디스플레이 되고있는 물질을 위해 프레임 비율을 최적이 되도록 변화하기위한 방법 및 시스템 - Google Patents

안정한 이미지 출력을 유지하는 동안 디스플레이 되고있는 물질을 위해 프레임 비율을 최적이 되도록 변화하기위한 방법 및 시스템 Download PDF

Info

Publication number
KR20040102320A
KR20040102320A KR1020040034591A KR20040034591A KR20040102320A KR 20040102320 A KR20040102320 A KR 20040102320A KR 1020040034591 A KR1020040034591 A KR 1020040034591A KR 20040034591 A KR20040034591 A KR 20040034591A KR 20040102320 A KR20040102320 A KR 20040102320A
Authority
KR
South Korea
Prior art keywords
frame rate
video
frame
display
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1020040034591A
Other languages
English (en)
Korean (ko)
Inventor
스티브 셀비
피터딘 스와츠
Original Assignee
제네시스 마이크로칩 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 제네시스 마이크로칩 인코포레이티드 filed Critical 제네시스 마이크로칩 인코포레이티드
Publication of KR20040102320A publication Critical patent/KR20040102320A/ko
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0112—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level one of the standards corresponding to a cinematograph film standard
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/005—Adapting incoming signals to the display format of the display terminal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H04N5/147—Scene change detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0127—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level by changing the field or frame frequency of the incoming video signal, e.g. frame rate converter
    • H04N7/0132—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level by changing the field or frame frequency of the incoming video signal, e.g. frame rate converter the field or frame frequency of the incoming video signal being multiplied by a positive integer, e.g. for flicker reduction
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0224—Details of interlacing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/02—Graphics controller able to handle multiple formats, e.g. input or output formats
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0117—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
    • H04N7/012—Conversion between an interlaced and a progressive signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Television Systems (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
KR1020040034591A 2003-05-27 2004-05-17 안정한 이미지 출력을 유지하는 동안 디스플레이 되고있는 물질을 위해 프레임 비율을 최적이 되도록 변화하기위한 방법 및 시스템 Ceased KR20040102320A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/446,330 US7158186B2 (en) 2003-05-27 2003-05-27 Method and system for changing the frame rate to be optimal for the material being displayed while maintaining a stable image throughout
US10/446,330 2003-05-27

Publications (1)

Publication Number Publication Date
KR20040102320A true KR20040102320A (ko) 2004-12-04

Family

ID=33131561

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020040034591A Ceased KR20040102320A (ko) 2003-05-27 2004-05-17 안정한 이미지 출력을 유지하는 동안 디스플레이 되고있는 물질을 위해 프레임 비율을 최적이 되도록 변화하기위한 방법 및 시스템

Country Status (7)

Country Link
US (1) US7158186B2 (cg-RX-API-DMAC7.html)
EP (1) EP1482732A3 (cg-RX-API-DMAC7.html)
JP (1) JP2004357295A (cg-RX-API-DMAC7.html)
KR (1) KR20040102320A (cg-RX-API-DMAC7.html)
CN (1) CN1574952B (cg-RX-API-DMAC7.html)
SG (1) SG157948A1 (cg-RX-API-DMAC7.html)
TW (1) TWI371961B (cg-RX-API-DMAC7.html)

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040257434A1 (en) * 2003-06-23 2004-12-23 Robert Davis Personal multimedia device video format conversion across multiple video formats
JP2005027068A (ja) * 2003-07-03 2005-01-27 Pioneer Electronic Corp 映像信号変換装置及び方法
KR100553893B1 (ko) * 2003-10-14 2006-02-24 삼성전자주식회사 타임 시프트와 움직임 보상을 이용한 프레임 레이트 변환장치 및 그 방법
US20050104873A1 (en) * 2003-11-14 2005-05-19 Mallinath Hatti Last frame repeat
US7420618B2 (en) * 2003-12-23 2008-09-02 Genesis Microchip Inc. Single chip multi-function display controller and method of use thereof
KR20050081730A (ko) * 2004-02-16 2005-08-19 엘지전자 주식회사 움직임 보상 기반의 영상 신호 프레임율 변환 방법
TWI250801B (en) * 2004-11-17 2006-03-01 Realtek Semiconductor Corp Method for generating a video clock and an associated target image frame
KR100622351B1 (ko) * 2005-01-07 2006-09-19 삼성전자주식회사 비디오 화소 클록 생성방법 및 이를 이용한 비디오 화소클록 생성장치
US20080030615A1 (en) * 2005-06-29 2008-02-07 Maximino Vasquez Techniques to switch between video display modes
US8072443B2 (en) * 2005-06-29 2011-12-06 Intel Corporation Techniques to switch between video display modes
US7508449B1 (en) * 2005-07-08 2009-03-24 Pixelworks, Inc. Film mode judder elimination circuit and method
TWI268708B (en) * 2005-08-12 2006-12-11 Realtek Semiconductor Corp Video processing method capable of preventing rough movement of video object, and related device
JP4887727B2 (ja) * 2005-10-20 2012-02-29 ソニー株式会社 画像信号処理装置、カメラシステム、および画像信号処理方法
JP2007192919A (ja) * 2006-01-17 2007-08-02 Olympus Corp 画像表示装置
KR100662616B1 (ko) * 2006-01-17 2007-01-02 삼성전자주식회사 필름 영상 제공방법 및 그 필름 영상을 제공하는영상표시장치
JP4847165B2 (ja) * 2006-03-09 2011-12-28 株式会社日立製作所 映像記録再生方法及び映像記録再生装置
JP4254811B2 (ja) * 2006-05-29 2009-04-15 ソニー株式会社 画像表示装置、信号処理装置、および画像表示方法、並びにコンピュータ・プログラム
WO2008018015A1 (en) * 2006-08-09 2008-02-14 Koninklijke Philips Electronics N.V. Image rate increasing
JP5122567B2 (ja) 2006-08-11 2013-01-16 トムソン ライセンシング 動き描写操作の方法及び装置
JP5002249B2 (ja) * 2006-11-30 2012-08-15 株式会社東芝 フレーム内挿装置及びフレーム内挿方法並びに画像表示装置
US9019377B2 (en) 2007-02-13 2015-04-28 Fujitsu Ten Limited Drive recorder, drive recorder system, vehicle-mounted video recording apparatus, and vehicle-mounted video recording method
US20090161011A1 (en) * 2007-12-21 2009-06-25 Barak Hurwitz Frame rate conversion method based on global motion estimation
JP4374047B2 (ja) * 2007-12-26 2009-12-02 株式会社東芝 映像信号処理装置および映像信号処理方法
JP4869218B2 (ja) * 2007-12-28 2012-02-08 オリンパス株式会社 撮像表示装置
US8749703B2 (en) * 2008-02-04 2014-06-10 Broadcom Corporation Method and system for selecting interpolation as a means of trading off judder against interpolation artifacts
JP5183231B2 (ja) * 2008-02-05 2013-04-17 キヤノン株式会社 映像再生装置及び制御方法
US8451298B2 (en) 2008-02-13 2013-05-28 Qualcomm Mems Technologies, Inc. Multi-level stochastic dithering with noise mitigation via sequential template averaging
JP4517311B2 (ja) * 2008-04-08 2010-08-04 ソニー株式会社 情報処理装置および方法、並びにプログラム
JP4558059B2 (ja) * 2008-04-18 2010-10-06 富士通テン株式会社 ドライブレコーダ
JP4578535B2 (ja) * 2008-04-18 2010-11-10 富士通テン株式会社 ドライブレコーダシステム及びドライブレコーダ
US8760574B2 (en) * 2008-04-30 2014-06-24 Broadcom Corporation Image processing methods and systems for frame rate conversion
EP2124446B1 (en) * 2008-05-19 2020-08-05 Saab Ab A control device and a method for adjusting the frame rate of a video image sequence
US8736759B2 (en) 2008-08-05 2014-05-27 Mediatek Inc. Methods and related apparatus making effective use of bandwidth of storage device to generate interpolated frames
CN101345892B (zh) * 2008-08-19 2012-10-31 北京中星微电子有限公司 一种视频显示方法及其系统
GB2466044B (en) * 2008-12-09 2014-05-21 Snell Ltd Motion image rendering system
TWI500329B (zh) * 2009-01-23 2015-09-11 Realtek Semiconductor Corp 去交錯之視訊處理裝置及其相關方法
CN101808217B (zh) * 2009-02-12 2012-05-23 瑞昱半导体股份有限公司 视频处理方法与装置
TWI384865B (zh) * 2009-03-18 2013-02-01 晨星半導體股份有限公司 影像處理之方法及電路
TWI406264B (zh) * 2009-04-29 2013-08-21 Sunplus Technology Co Ltd 增加影像顯示頻率的增頻系統
US8843957B2 (en) * 2010-06-21 2014-09-23 Accenture Global Services Limited Frame accurate content insertion system
CN103518369A (zh) * 2011-04-01 2014-01-15 松下电器产业株式会社 视频信号的帧频变换装置及其方法、采用该帧频变换的视频处理装置
US8749709B2 (en) * 2012-04-02 2014-06-10 Crestron Electronics Inc. Video source correction
US9275603B2 (en) * 2012-04-23 2016-03-01 Intel Corporation Driving displays at cinematic frame rates
US9295065B2 (en) * 2013-02-21 2016-03-22 Altiostar Networks, Inc. Systems and methods for coordinating transmission of data packets based on frame type detection in a base station
US9967581B2 (en) 2014-05-29 2018-05-08 Apple Inc. Video quality adaptation with frame rate conversion
US10373582B2 (en) 2014-10-24 2019-08-06 Nec Display Solutions, Ltd. Display control device and control method therewith
US9940896B2 (en) 2015-03-03 2018-04-10 Apple Inc. Telecine judder removal systems and methods
JP6362116B2 (ja) * 2016-11-30 2018-07-25 キヤノン株式会社 表示装置及びその制御方法、プログラム、記憶媒体
TWI664852B (zh) * 2018-03-19 2019-07-01 瑞昱半導體股份有限公司 影像處理裝置及影像處理方法
KR102690742B1 (ko) * 2019-08-16 2024-08-02 삼성디스플레이 주식회사 표시 장치 및 이의 구동 방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR950012664B1 (ko) * 1993-08-18 1995-10-19 엘지전자주식회사 1050라인 비월주사식 모니터 디스플레이 영상포맷을 갖는 에치디티브이(hdtv)수신장치
GB9404190D0 (en) * 1994-03-04 1994-04-20 Snell & Wilcox Limited Video Video signal processing
JP3617573B2 (ja) * 1996-05-27 2005-02-09 三菱電機株式会社 フォーマット変換回路並びに該フォーマット変換回路を備えたテレビジョン受像機
US6222589B1 (en) 1996-08-08 2001-04-24 Yves C. Faroudja Displaying video on high-resolution computer-type monitors substantially without motion discontinuities
US5739867A (en) * 1997-02-24 1998-04-14 Paradise Electronics, Inc. Method and apparatus for upscaling an image in both horizontal and vertical directions
US6549240B1 (en) * 1997-09-26 2003-04-15 Sarnoff Corporation Format and frame rate conversion for display of 24Hz source video
US6118486A (en) * 1997-09-26 2000-09-12 Sarnoff Corporation Synchronized multiple format video processing method and apparatus
US6111610A (en) 1997-12-11 2000-08-29 Faroudja Laboratories, Inc. Displaying film-originated video on high frame rate monitors without motions discontinuities
BE1012172A5 (nl) * 1998-09-15 2000-06-06 Barco Naanloze Vennootschap Werkwijze en inrichting voor videoverwerking.
US6542198B1 (en) * 1999-03-30 2003-04-01 Ati International Srl Method and apparatus for optimizing video playback at arbitrary refresh rates
US6522363B1 (en) * 1999-07-30 2003-02-18 Thomson Licensing S.A. Display frame rate adaptation
JP2001218172A (ja) * 2000-01-31 2001-08-10 Nec Corp 動画像復号器におけるフレームレート変換装置、フレームレート変換方法、およびその記録媒体、集積回路装置
US6894726B2 (en) * 2002-07-05 2005-05-17 Thomson Licensing S.A. High-definition de-interlacing and frame doubling circuit and method

Also Published As

Publication number Publication date
TW200428873A (en) 2004-12-16
TWI371961B (en) 2012-09-01
CN1574952B (zh) 2010-05-26
US7158186B2 (en) 2007-01-02
EP1482732A2 (en) 2004-12-01
US20040239803A1 (en) 2004-12-02
SG157948A1 (en) 2010-01-29
CN1574952A (zh) 2005-02-02
JP2004357295A (ja) 2004-12-16
EP1482732A3 (en) 2007-12-05

Similar Documents

Publication Publication Date Title
KR20040102320A (ko) 안정한 이미지 출력을 유지하는 동안 디스플레이 되고있는 물질을 위해 프레임 비율을 최적이 되도록 변화하기위한 방법 및 시스템
US5914757A (en) Synchronization of multiple video and graphic sources with a display using a slow PLL approach
EP1342368B1 (en) Method and apparatus for interlace-progressive video conversion
US6597402B1 (en) Reduced television display flicker and perceived line structure with low horizontal scan rates
JP2004508747A (ja) 入力ビデオ信号と出力ビデオ信号を垂直にロックさせるための方法および装置
US20030112369A1 (en) Apparatus and method for deinterlace of video signal
US20050104899A1 (en) Real time data stream processor
US6947094B2 (en) Image signal processing apparatus and method
EP1520400B1 (en) Method and apparatus for conversion of video formats to 120 hz 4 to 1 interlaced formats
KR100954926B1 (ko) 플라즈마 디스플레이 장치
KR20060047515A (ko) 동기화 신호 발생기, 비디오 변환 회로, 동기화 신호 발생방법 및 비디오 변환 방법
US7508449B1 (en) Film mode judder elimination circuit and method
EP1758396A2 (en) Video processing apparatus and method
KR100356138B1 (ko) 배속영상신호표시방법,디스플레이장치및텔레비젼수상기
KR100385975B1 (ko) 비디오 포맷 변환장치 및 방법
US8031265B2 (en) System and method for combining interlaced video frames
JP3642181B2 (ja) 倍速映像表示方法、表示装置及びテレビジョン受像機
KR950004106B1 (ko) 화상조절회로
KR100640814B1 (ko) 영상기기의 디인터레이스 표시장치 및 그 방법
JP6289559B2 (ja) 画像表示装置
Schu et al. Frame rate conversion IC for 120 Hz flat panel displays
JP2006227442A (ja) 映像信号処理装置、及び該装置を備えた映像表示装置
JP2011237501A (ja) 画像表示装置
KR20040103759A (ko) 주사방식 변환장치 및 주사방식 변환방법
JPH0946613A (ja) テレビジョン信号の表示装置

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20040517

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20081231

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 20040517

Comment text: Patent Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20100727

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20110104

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20100727

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I