KR20020092232A - 후면 장치 - Google Patents
후면 장치 Download PDFInfo
- Publication number
- KR20020092232A KR20020092232A KR1020020030526A KR20020030526A KR20020092232A KR 20020092232 A KR20020092232 A KR 20020092232A KR 1020020030526 A KR1020020030526 A KR 1020020030526A KR 20020030526 A KR20020030526 A KR 20020030526A KR 20020092232 A KR20020092232 A KR 20020092232A
- Authority
- KR
- South Korea
- Prior art keywords
- common bus
- signal lines
- drive
- bus
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/409—Mechanical coupling
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/14—Mounting supporting structure in casing or on frame or rack
- H05K7/1462—Mounting supporting structure in casing or on frame or rack for programmable logic controllers [PLC] for automation or industrial process control
- H05K7/1475—Bus assemblies for establishing communication between PLC modules
- H05K7/1477—Bus assemblies for establishing communication between PLC modules including backplanes
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Automation & Control Theory (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Debugging And Monitoring (AREA)
- Details Of Connecting Devices For Male And Female Coupling (AREA)
- Dc Digital Transmission (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/872,924 | 2001-06-01 | ||
| US09/872,924 US6910089B2 (en) | 2001-06-01 | 2001-06-01 | Fault tolerant bus for highly available storage enclosure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20020092232A true KR20020092232A (ko) | 2002-12-11 |
Family
ID=25360609
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020020030526A Ceased KR20020092232A (ko) | 2001-06-01 | 2002-05-31 | 후면 장치 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6910089B2 (enExample) |
| EP (1) | EP1262877B1 (enExample) |
| JP (1) | JP2003036128A (enExample) |
| KR (1) | KR20020092232A (enExample) |
| DE (1) | DE60207144T2 (enExample) |
| TW (1) | TW589564B (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7281063B2 (en) * | 2003-07-22 | 2007-10-09 | Hewlett-Packard Development Company, L.P. | Signal routing circuit board coupling controller and storage array circuit board for storage system |
| US20050289284A1 (en) * | 2004-06-24 | 2005-12-29 | Ge Chang | High speed memory modules |
| US7461101B2 (en) | 2004-07-13 | 2008-12-02 | International Business Machines Corporation | Method for reducing data loss and unavailability by integrating multiple levels of a storage hierarchy |
| EP2927815B1 (en) | 2008-05-21 | 2017-07-05 | Hewlett-Packard Development Company, L.P. | Multi-drop serial bus with location detection and method |
| US20100262753A1 (en) * | 2009-04-08 | 2010-10-14 | Fujitsu Limited | Method and apparatus for connecting multiple memory devices to a controller |
| US9454504B2 (en) | 2010-09-30 | 2016-09-27 | Hewlett-Packard Development Company, L.P. | Slave device bit sequence zero driver |
| US9548808B2 (en) | 2014-11-11 | 2017-01-17 | International Business Machines Corporation | Dynamic optical channel sparing in an industry standard input/output subsystem |
Family Cites Families (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4445048A (en) * | 1980-04-04 | 1984-04-24 | Rolm Corporation | High speed ribbon cable bus |
| JP2845480B2 (ja) * | 1989-03-14 | 1999-01-13 | 株式会社東芝 | 信号分配方式 |
| EP0423821B1 (en) * | 1989-10-20 | 1995-12-20 | Matsushita Electric Industrial Co., Ltd. | Surface-mount network device |
| US5019728A (en) * | 1990-09-10 | 1991-05-28 | Ncr Corporation | High speed CMOS backpanel transceiver |
| US5382841A (en) * | 1991-12-23 | 1995-01-17 | Motorola, Inc. | Switchable active bus termination circuit |
| US5767695A (en) | 1993-12-28 | 1998-06-16 | Takekuma; Toshitsugu | Fast transmission line implemented with receiver, driver, terminator and IC arrangements |
| JP2882266B2 (ja) * | 1993-12-28 | 1999-04-12 | 株式会社日立製作所 | 信号伝送装置及び回路ブロック |
| GB9405855D0 (en) * | 1994-03-24 | 1994-05-11 | Int Computers Ltd | Computer system |
| US5564024A (en) * | 1994-08-02 | 1996-10-08 | Pemberton; Adam C. | Apparatus for connecting and disconnecting peripheral devices to a powered bus |
| US5612634A (en) | 1994-09-26 | 1997-03-18 | Zilog, Inc. | Circuit for sensing whether or not an add-in board is inserted into a bus connector of a mother board |
| US5620331A (en) * | 1994-12-15 | 1997-04-15 | Methode Electronics, Inc. | Feed-thru IDC terminator |
| US5578940A (en) * | 1995-04-04 | 1996-11-26 | Rambus, Inc. | Modular bus with single or double parallel termination |
| US5568060A (en) | 1995-07-20 | 1996-10-22 | Transwitch Corporation | Circuit board insertion circuitry for high reliability backplanes |
| US5721497A (en) * | 1996-01-23 | 1998-02-24 | Sun Microsystems, Inc. | Cold termination for a bus |
| US5955703A (en) * | 1996-02-28 | 1999-09-21 | Methode Electronics, Inc. | Circuitized electrical cable and method of assembling same |
| US5945886A (en) * | 1996-09-20 | 1999-08-31 | Sldram, Inc. | High-speed bus structure for printed circuit boards |
| US6265912B1 (en) * | 1997-08-06 | 2001-07-24 | Nec Corporation | High-speed bus capable of effectively suppressing a noise on a bus line |
| US6011710A (en) * | 1997-10-30 | 2000-01-04 | Hewlett-Packard Company | Capacitance reducing memory system, device and method |
| JP3964528B2 (ja) * | 1998-03-02 | 2007-08-22 | 富士通株式会社 | シリアルバス高速化回路 |
| JP2000122761A (ja) * | 1998-10-14 | 2000-04-28 | Hitachi Ltd | バスシステム及びそれを用いたメモリシステム |
| US6198307B1 (en) * | 1998-10-26 | 2001-03-06 | Rambus Inc. | Output driver circuit with well-controlled output impedance |
| US6222389B1 (en) * | 1999-03-25 | 2001-04-24 | International Business Machines Corporation | Assisted gunning transceiver logic (AGTL) bus driver |
| US6434647B1 (en) * | 1999-05-27 | 2002-08-13 | Microsoft Corporation | Reflected-wave bus termination |
| US6603323B1 (en) * | 2000-07-10 | 2003-08-05 | Formfactor, Inc. | Closed-grid bus architecture for wafer interconnect structure |
| US6369605B1 (en) * | 2000-09-18 | 2002-04-09 | Intel Corporation | Self-terminated driver to prevent signal reflections of transmissions between electronic devices |
-
2001
- 2001-06-01 US US09/872,924 patent/US6910089B2/en not_active Expired - Fee Related
-
2002
- 2002-05-16 TW TW091110249A patent/TW589564B/zh not_active IP Right Cessation
- 2002-05-30 DE DE60207144T patent/DE60207144T2/de not_active Expired - Fee Related
- 2002-05-30 EP EP02253799A patent/EP1262877B1/en not_active Expired - Lifetime
- 2002-05-30 JP JP2002156691A patent/JP2003036128A/ja active Pending
- 2002-05-31 KR KR1020020030526A patent/KR20020092232A/ko not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| EP1262877A3 (en) | 2003-10-15 |
| EP1262877A2 (en) | 2002-12-04 |
| DE60207144D1 (de) | 2005-12-15 |
| EP1262877B1 (en) | 2005-11-09 |
| DE60207144T2 (de) | 2006-08-10 |
| JP2003036128A (ja) | 2003-02-07 |
| TW589564B (en) | 2004-06-01 |
| US20030028698A1 (en) | 2003-02-06 |
| US6910089B2 (en) | 2005-06-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5432916A (en) | Precharge for non-disruptive bus live insertion | |
| US5122691A (en) | Integrated backplane interconnection architecture | |
| US7275935B2 (en) | Universal backplane connection or computer storage chassis | |
| US5495584A (en) | SCSI bus concatenator/splitter | |
| US6098140A (en) | Modular bus bridge system compatible with multiple bus pin configurations | |
| US5210855A (en) | System for computer peripheral bus for allowing hot extraction on insertion without disrupting adjacent devices | |
| US6799224B1 (en) | High speed fault tolerant mass storage network information server | |
| EP0601467A1 (en) | Automatic signal termination system for a computer bus | |
| WO1997007465A1 (en) | Hot swap bus architecture | |
| US5745795A (en) | SCSI connector and Y cable configuration which selectively provides single or dual SCSI channels on a single standard SCSI connector | |
| EP1226502A1 (en) | Electronically moveable terminator and method for using same in a memory system | |
| WO1995002281A1 (en) | Automatic scsi termination circuit | |
| EP0402055A2 (en) | Method and apparatus for a rapid interconnection to a computer bus | |
| US6029216A (en) | Auto-termination method and apparatus for use with either active high or active low terminators | |
| US6625144B1 (en) | Dual-use DB9 connector for RS-232 or dual-active controller communication | |
| US6715019B1 (en) | Bus reset management by a primary controller card of multiple controller cards | |
| JP2003050751A (ja) | 電子装置のバックプレーンを接続する方法及びその装置 | |
| KR20020092232A (ko) | 후면 장치 | |
| US7549018B2 (en) | Configurable blade enclosure | |
| US6449680B1 (en) | Combined single-ended/differential data bus connector | |
| EP0742612A2 (en) | Multi-connector termination method and apparatus | |
| WO1993015464A1 (en) | Computer backplane having line switches | |
| US6249832B1 (en) | Computer system bus termination for an intel slot 2 bus | |
| US6810439B2 (en) | System and method to monitor connections to a device | |
| US6668294B1 (en) | Data corruption avoidance on a backplane bus adapted to receive bus controller cards of different types |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 20020531 |
|
| PG1501 | Laying open of application | ||
| A201 | Request for examination | ||
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 20070531 Comment text: Request for Examination of Application Patent event code: PA02011R01I Patent event date: 20020531 Comment text: Patent Application |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20081031 Patent event code: PE09021S01D |
|
| E601 | Decision to refuse application | ||
| PE0601 | Decision on rejection of patent |
Patent event date: 20090114 Comment text: Decision to Refuse Application Patent event code: PE06012S01D Patent event date: 20081031 Comment text: Notification of reason for refusal Patent event code: PE06011S01I |