KR20000048210A - 텅스텐막의 성막방법 - Google Patents
텅스텐막의 성막방법 Download PDFInfo
- Publication number
- KR20000048210A KR20000048210A KR1019990058574A KR19990058574A KR20000048210A KR 20000048210 A KR20000048210 A KR 20000048210A KR 1019990058574 A KR1019990058574 A KR 1019990058574A KR 19990058574 A KR19990058574 A KR 19990058574A KR 20000048210 A KR20000048210 A KR 20000048210A
- Authority
- KR
- South Korea
- Prior art keywords
- gas
- tungsten
- film
- tungsten film
- boron
- Prior art date
Links
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/06—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material
- C23C16/08—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material from metal halides
- C23C16/14—Deposition of only one other metal element
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
- H01L21/76876—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for deposition from the gas phase, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Chemical Vapour Deposition (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
WF6 | B2H6(5%농도) | H2 | Ar | 보론노출공정 | 비저항 | |
제 1 실시예(그의 2) | 20 | 20 | 750 | 3500 | 유 | 8.82 |
제 1 실시예(그의 3) | 20 | 20 | 750 | 1000 | 유 | 10.6 |
제 2 실시예 | 20 | 20 | 750 | 1000 | 무 | 11.6 |
종래의 방법 | 20 | - | 750 | 1000 | 무 | 14.5 |
Claims (9)
- 진공처리장치내에서 피처리체의 표면에 텅스텐막을 성막함에 있어서, 상기 피처리체의 표면에, 텅스텐원소를 함유하는 성막가스의 존재하에서 텅스텐의 핵결정을 성장시키는 핵결정 성장공정과, 이 공정후에 상기 피처리체를 보론함유가스의 분위기에 단시간 노출시키는 보론노출공정과, 이 공정후에 텅스텐원소를 함유하는 성막가스와 수소가스와 수소희석의 보론함유가스의 존재하에서 상기 핵결정을 성장시켜 텅스텐막을 형성하는 텅스텐 성막공정을 구비한 것을 특징으로 하는 텅스텐막의 성막방법.
- 진공처리장치내에서 피처리체의 표면에 텅스텐막을 성막함에 있어서, 상기 피처리체의 표면에, 텅스텐원소를 함유하는 성막가스의 존재하에서 텅스텐의 핵결정을 성장시키는 핵결정 성장공정과, 이 공정후에 텅스텐원소를 함유하는 성막가스와 수소가스와 수소희석의 보론함유가스의 존재하에서 상기 핵결정을 성장시켜 텅스텐막을 형성하는 텅스텐 성막공정을 구비한 것을 특징으로 하는 텅스텐막의 성막방법.
- 제 1 항 또는 제 2 항에 있어서, 상기 보론함유가스로서 5% 수소희석 의 디보란가스를 사용한 경우에는, 이 유량은 전체 가스총유량에 대하여 약 0.85% 이상인 것을 특징으로 하는 텅스텐막의 성막방법.
- 제 1 항 또는 제 2 항중의 어느 한 항에 있어서, 상기 핵결정 성장공정에서 핵결정층의 두께는 50nm이하로 설정되는 것을 특징으로 하는 텅스텐막의 성막방법.
- 제 1 항 또는 제 2 항중의 어느 한 항에 있어서, 텅스텐 성막공정에 서 1분당 각 가스의 총유량은, 상기 진공처리장치의 처리용기의 용량의 약 100% 이상으로 설정되는 것을 특징으로 하는 텅스텐막의 성막방법.
- 제 1 항 또는 제 2항중의 어느 한 항에 있어서, 상기 텅스텐 성막공정은, 상기 피처리체의 표면에 형성된 홀의 매립과 배선을 동시에 행하는 공정인 것을 특징으로 하는 텅스텐막의 성막방법.
- 진공처리장치내에서 피처리체의 표면에 텅스텐막을 성막함에 있어서, 상기 피처리체의 표면에, 텅스텐원소를 함유하는 성막가스의 존재하에서 텅스텐의 핵결정을 성장시키는 핵결정 성장공정과, 이 공정후에, 상기 피처리체를 보론함유가스의 분위기에 단시간 노출시키는 보론노출공정과, 이 공정후에, 텅스텐원소를 함유하는 성막가스의 존재하에서 상기 핵결정을 성장시켜 텅스텐막을 형성하는 텅스텐 성막공정을 구비한 것을 특징으로 하는 텅스텐막의 성막방법.
- 제 7 항에 있어서, 상기 보론노출공정에서 상기 보론함유가스로서 수소희석의 디보란을 사용하고, 그 유량은 전체가스 총유량에 대하여 약 0.85% 이상인 것을 특징으로 하는 텅스텐막의 성막방법.
- 제 7 항에 있어서, 상기 텅스텐 성막공정은, 상기 피처리체의 표면에 형성된 홀의 매립과 배선을 동시에 행하는 공정인 것을 특징으로 하는 텅스텐막의 성막방법.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10375980A JP2000178734A (ja) | 1998-12-18 | 1998-12-18 | タングステン膜の成膜方法 |
JP375981 | 1998-12-18 | ||
JP375980 | 1998-12-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20000048210A true KR20000048210A (ko) | 2000-07-25 |
KR100521702B1 KR100521702B1 (ko) | 2005-10-12 |
Family
ID=18506379
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR10-1999-0058574A KR100521702B1 (ko) | 1998-12-18 | 1999-12-17 | 텅스텐막의 성막방법 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP2000178734A (ko) |
KR (1) | KR100521702B1 (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100550874B1 (ko) * | 2004-02-23 | 2006-02-10 | 삼성전기주식회사 | 자동 칩 적재 및 이송 장치 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100479598B1 (ko) * | 2000-12-26 | 2005-04-06 | 주식회사 하이닉스반도체 | 텅스텐 범프를 갖는 캐패시터 및 그 제조 방법 |
KR100431990B1 (ko) * | 2001-06-29 | 2004-05-22 | 주식회사 하이닉스반도체 | 텅스텐 막의 형성방법 |
US9991362B2 (en) * | 2016-09-30 | 2018-06-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device including tungsten gate and manufacturing method thereof |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6156382A (en) * | 1997-05-16 | 2000-12-05 | Applied Materials, Inc. | Chemical vapor deposition process for depositing tungsten |
-
1998
- 1998-12-18 JP JP10375980A patent/JP2000178734A/ja active Pending
-
1999
- 1999-12-17 KR KR10-1999-0058574A patent/KR100521702B1/ko active IP Right Grant
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100550874B1 (ko) * | 2004-02-23 | 2006-02-10 | 삼성전기주식회사 | 자동 칩 적재 및 이송 장치 |
Also Published As
Publication number | Publication date |
---|---|
KR100521702B1 (ko) | 2005-10-12 |
JP2000178734A (ja) | 2000-06-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6465347B2 (en) | Tungsten film forming method | |
JP3956049B2 (ja) | タングステン膜の形成方法 | |
JP4032872B2 (ja) | タングステン膜の形成方法 | |
KR101263856B1 (ko) | 비저항이 감소되고 표면 형태가 개선된 텅스텐 필름을 증착하는 방법 | |
US6218301B1 (en) | Deposition of tungsten films from W(CO)6 | |
US5407698A (en) | Deposition of tungsten | |
JP3580159B2 (ja) | タングステン膜の成膜方法 | |
JP5019430B2 (ja) | 間欠的なプリカーサガスフロープロセスを使用して金属層を形成する方法。 | |
JP5068713B2 (ja) | タングステン膜の形成方法 | |
EP0704551A1 (en) | Method of processing a substrate in a vacuum processing chamber | |
US5434110A (en) | Methods of chemical vapor deposition (CVD) of tungsten films on patterned wafer substrates | |
JPH07508072A (ja) | シランを用いないcvdにより窒化チタン上にタングステンを核生成する方法 | |
KR100783844B1 (ko) | 텅스텐막의 형성 방법 | |
EP0591086A2 (en) | Low temperature chemical vapor deposition and method for depositing a tungsten silicide film with improved uniformity and reduced fluorine concentration | |
KR100521702B1 (ko) | 텅스텐막의 성막방법 | |
US6573180B2 (en) | PECVD method of forming a tungsten silicide layer on a polysilicon layer | |
JP6723128B2 (ja) | ニッケル配線の製造方法 | |
US6387445B1 (en) | Tungsten layer forming method and laminate structure of tungsten layer | |
US6524956B1 (en) | Method for controlling the grain size of tungsten films | |
EP0420590A2 (en) | Process for forming deposited film and process for producing semiconductor device | |
US20030157797A1 (en) | High throughput process for the formation of a refractory metal nucleation layer | |
JP3953244B2 (ja) | 薄膜形成方法 | |
JP2004149892A (ja) | 窒化チタン膜の形成方法 | |
EP1185723A1 (en) | Utilization of sih4, soak and purge in deposition processes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120924 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20130924 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20141001 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20150917 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20160921 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20170920 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20180920 Year of fee payment: 14 |