KR20000045118A - Remote network synchronous apparatus of full electronic exchange - Google Patents

Remote network synchronous apparatus of full electronic exchange Download PDF

Info

Publication number
KR20000045118A
KR20000045118A KR1019980061660A KR19980061660A KR20000045118A KR 20000045118 A KR20000045118 A KR 20000045118A KR 1019980061660 A KR1019980061660 A KR 1019980061660A KR 19980061660 A KR19980061660 A KR 19980061660A KR 20000045118 A KR20000045118 A KR 20000045118A
Authority
KR
South Korea
Prior art keywords
clock
phase difference
reference clock
circuit pack
function
Prior art date
Application number
KR1019980061660A
Other languages
Korean (ko)
Inventor
정재열
기경진
Original Assignee
김영환
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김영환, 현대전자산업 주식회사 filed Critical 김영환
Priority to KR1019980061660A priority Critical patent/KR20000045118A/en
Publication of KR20000045118A publication Critical patent/KR20000045118A/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0635Clock or time synchronisation in a network
    • H04J3/0638Clock or time synchronisation among nodes; Internode synchronisation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13214Clock signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1336Synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

PURPOSE: A remote network synchronous apparatus is provided to improve a reliability by duplicating a reference clock reception function, and to be easy to install and maintain by receiving the apparatus to a 1/2 shelf. CONSTITUTION: A remote network synchronous apparatus comprises a first circuit pack(network synchronous buffer board assembly,NSBA-1)(100) and a second circuit pack(network synchronization local master clock generation board assembly,NSLA)(200). The first circuit pack(100) consists of a reference clock receiving part(110), a slip detecting part(120), a reference clock generating part(130) for a phase difference detection, a clock distribution maintenance part(140), a clock receiving part(150) and a clock distribution part(160). The first circuit pack(100) receives a reference clock to output a phase difference comparison reference clock to the second circuit pack(200), performs a slip detection function, a clock distribution function and a maintenance function, and receives a clock from the second circuit pack(200) to generate a clock necessary for a time switch. The second circuit pack(200) consists of a reference clock receiving part(210) for a phase difference detection, a phase difference detector(220), a memory part(230) for an IPC, a lower processor communication part(240), an IPC communication part(250), a microprocessor control part(260), a D/A converter(270) and a main clock generating part(280). The second circuit pack(200) detects a phase difference between the reference clock and an internally generated clock, and performs a DP-PLL control function and a matching function with a lower processor.

Description

전전자 교환기의 원격용 망동기 장치Remote Synchronous Device for Electronic Switching System

본 발명은 망동기 장치를 수용하는 원격 교환기 또는 사설 교환기에 있어서, 전전자 교환기의 원격 교환장치내 망동기 장치를 1/2쉘프(Shelf)에 수용하여 설치 및 유지보수가 용이해지고, 원격용 망동기 장치의 기준클럭 수신 기능을 이중화함으로써 망동기 장치의 신뢰성을 향상시킬 수 있도록 한 전전자 교환기의 원격용 망동기 장치에 관한 것이다.The present invention provides a remote exchanger or a private exchanger for accommodating a network synchronizer, wherein the network synchronizer device in a remote exchange device of an electronic switchgear is accommodated in a half shelf to facilitate installation and maintenance. The present invention relates to a remote network synchronizer device of an all-electronic exchanger capable of improving the reliability of the network synchronizer device by dualizing the reference clock reception function of the synchronization device.

일반적으로 원격 교환기 또는 사설 교환기 등의 전전자 교환기의 원격 교환장치내 망동기 장치는 기준클럭을 수신하여 본체 교환기의 클럭에 동기된 클럭을 발생시켜 타임 스위치(Time Switch)에 공급하는 기능을 수행한다.In general, a network device in a remote switching device of an electronic switch such as a remote switch or a private switch performs a function of receiving a reference clock and generating a clock synchronized with the clock of the main switch and supplying it to a time switch. .

이러한 기능을 수행하는 종래 전전자 교환기의 원격용 망동기 장치는 크게 클럭 발생부와 클럭 분배부로 구성되며, 도 1에 도시된 바와 같이 클럭 발생부는 기준클럭 수신부(11), 슬립 검출부(12), 위상차 검출용 기준클럭 발생부(13)로 구성되어 대국의 기준클럭을 수신하여 주 클럭 제어 회로팩으로 위상차 비교 기준클럭을 제공하고 슬립 검출 기능을 수행하는 망동기 기준클럭 회로팩(Network synchronization Reference Clock board Assembly ; 이하, 'NRCA'라 칭함)(10)과, 위상차 검출용 기준클럭 수신부(21), 위상차 검출부(22), IPC용 메모리부(23)로 구성되어 기준클럭과 자체 발생 클럭과의 위상차를 검출하고 망동기 제어 프로세서 회로팩 간의 IPC용 메모리를 제공하는 주 클럭 제어 회로팩(Main Clock Control board Assembly ; 이하, 'MCCA'라 칭함)(20)과, 마이크로 프로세서 제어부(31), IPC 통신부(32), 하위 프로세서 통신부(33)로 구성되어 DP-PLL(Phase Locked Loop) 제어 기능과 IPC 통신, 하위 프로세서와의 정합 기능을 수행하는 망동기 제어 프로세서 회로팩(Network synchronization Control Processor board Assembly ; 이하, 'NCPA'라 칭함)(30)과, 디지털/아날로그 변환부(41)와 주 클럭 발생부(42)로 구성되어 상기 NCPA(30)에서 산출한 디지털 위상차 제어값을 입력받아 기본 클럭을 발생하는 주 클럭 발생 유니트(Local Master clock Generation board Unit ;이하, 'LMGU'라 칭함(40)로 구성된다.The remote manipulator device of the conventional all-electronic switchboard which performs such a function is composed of a clock generator and a clock distributor. The clock generator includes a reference clock receiver 11, a sleep detector 12, Network synchronization reference clock, which comprises a reference clock generator 13 for phase difference detection, receives a reference clock of a power station, provides a phase difference comparison reference clock to a main clock control circuit pack, and performs a slip detection function. board assembly (hereinafter referred to as 'NRCA') 10, the phase difference detecting reference clock receiving unit 21, the phase difference detecting unit 22, and the IPC memory unit 23 is composed of the reference clock and the self-generated clock A main clock control board assembly (hereinafter referred to as MCCA) 20 which detects a phase difference and provides a memory for an IPC between the network controller control processor circuit packs, a microprocessor controller 31, Network synchronization control processor board, which is composed of an IPC communication unit 32 and a lower processor communication unit 33 and performs DP-PLL (Phase Locked Loop) control function, IPC communication, and matching function with the lower processor. Assembly (hereinafter referred to as 'NCPA') 30, the digital / analog converter 41 and the main clock generator 42 to receive the digital phase difference control value calculated by the NCPA (30) The main clock generation unit generating a clock (Local Master Clock Generation Board Unit; hereinafter, referred to as 'LMGU' 40).

그리고, 클럭 분배부는 클럭 분배부(51)와 클럭 수신부(52)로 구성되어 상기 LMGU(40)로부터 출력되는 클럭을 수신하여 타임 스위치에 필요한 클럭을 발생시켜 분배하는 주 클럭 버퍼 회로팩(Main Clock Buffer board Assembly ; 이하, 'MCBA'라 칭함)(50)과 주 클럭 분배 기능 유지보수 기능을 수행하는 시스템 클럭 유지 보수 회로팩(Time & Day Maintenance board Assembly ; 이하, 'TDMA'라 칭함)(60)으로 구성된다.In addition, the clock distributor includes a clock distributor 51 and a clock receiver 52. The main clock buffer circuit pack receives a clock output from the LMGU 40 to generate and distribute a clock required for a time switch. Buffer board assembly (hereinafter referred to as 'MCBA') 50 and a system clock maintenance circuit pack (hereinafter referred to as 'TDMA') that performs the main clock distribution function maintenance function (60). It is composed of

상기와 같이 구성된 종래 원격용 망동기 장치는 MCCA(20), NCPA(30), LMGU(40), MCBA(50)가 도 2에 도시된 바와 같이 이중화(20-0/1, 30-0/1, 40-0/1, 50-0/1)로 이루어지며, 2개의 전력공급 회로팩(POWER0/1)을 제외하고 모두 10개의 회로팩으로 구성되어 도 3에 도시된 바와 같이 원격용 망동기 백보드(Remote Network synchronous Back Board ; 이하, 'RNBB'라고 칭함)에 실장되게 된다.In the conventional remote manipulator device configured as described above, the MCCA 20, the NCPA 30, the LMGU 40, and the MCBA 50 are redundant as shown in FIG. 2 (20-0 / 1, 30-0 /). 1, 40-0 / 1, 50-0 / 1), except for the two power supply circuit packs (POWER0 / 1) consists of all 10 circuit packs as shown in Figure 3 It is mounted on a synchronous back board (hereinafter referred to as 'RNBB').

그러나, 상기와 같이 구성된 종래 원격용 망동기 장치는 모두 10개의 회로팩으로 구성됨에 따라 망동기 장치의 설치 및 유지 보수가 쉽지 않고 설치 비용이 많이 소요될 뿐만 아니라 상기 NRCA(10)가 이중화 구성으로 이루어지지 않아 망동기 장치 전체의 신뢰성이 저하되게 되는 문제점이 있었다.However, since the conventional remote manipulator device configured as described above is composed of all ten circuit packs, the installation and maintenance of the manipulator device is not easy and the installation cost is high, and the NRCA 10 has a redundant configuration. There was a problem in that the reliability of the entire network device is lowered.

본 발명은 상기와 같은 문제점을 해결하기 위해 안출한 것으로서, 그 목적은 회로팩의 숫자를 줄여 원격용 망동기 장치를 1/2쉘프에 수용하여 설치 및 유지보수가 용이해지고, 원격용 망동기 장치의 기준클럭 수신 기능을 이중화함으로써 망동기 장치의 신뢰성을 향상시킬 수 있도록 한 전전자 교환기의 원격용 망동기 장치를 제공하는 데에 있다.The present invention has been made to solve the above problems, the object of which is to reduce the number of circuit packs to accommodate the remote retractor device in a half-shelf, easy installation and maintenance, remote remanufacturer device The present invention provides a remote network synchronizer device for an electronic switching system that can improve the reliability of the network synchronizer device by dualizing the reference clock reception function of the electronic device.

도 1은 종래 전전자 교환기의 원격용 망동기 장치의 블록 구성도,1 is a block diagram of a remote network device of a conventional electronic switchgear,

도 2는 종래 전전자 교환기의 원격용 망동기 장치의 회로팩 구성도,2 is a circuit pack configuration diagram of a conventional network synchronizer device of a conventional electronic switchboard;

도 3은 종래 전전자 교환기의 원격용 망동기 장치의 회로팩 실장도,3 is a circuit pack mounting diagram of a remote manipulator device of the conventional all-electronic exchanger,

도 4는 본 발명에 의한 전전자 교환기의 원격용 망동기 장치의 블록 구성도,4 is a block diagram of a remote network synchronizer device of an electronic switch according to the present invention;

도 5는 본 발명에 의한 전전자 교환기의 원격용 망동기 장치의 회로팩 구성도,5 is a circuit pack configuration diagram of a remote synchronizer device of an electronic switch according to the present invention;

도 6은 본 발명에 의한 전전자 교환기의 원격용 망동기 장치의 회로팩 실장도.Figure 6 is a circuit pack mounting of the remote network device of the electronic switching system according to the present invention.

<도면의 주요부분에 대한 부호의 설명><Description of the symbols for the main parts of the drawings>

100 : NSBA-1 200 : NSLA100: NSBA-1 200: NSLA

110 : 기준클럭 수신부 120 : 슬립 검출부110: reference clock receiver 120: slip detector

130 : 위상차 검출용 기준클럭 발생부 140 : 클럭분배 유지 보수부130: reference clock generator for phase difference detection 140: clock distribution maintenance unit

150 : 클럭 수신부 160 : 클럭 분배부150: clock receiving unit 160: clock distribution unit

210 : 위상차 검출용 기준클럭 수신부 220 : 위상차 검출부210: phase difference detection reference clock receiver 220: phase difference detection unit

230 : IPC용 메모리부 240 : 하위 프로세서 통신부230: IPC memory unit 240: lower processor communication unit

250 : IPC 통신부 260 : 마이크로 프로세서 제어부250: IPC communication unit 260: microprocessor control unit

270 : 디지털/아날로그 변환부 280 : 주 클럭 발생부270: digital / analog converter 280: main clock generator

이러한 목적을 달성하기 위한 본 발명의 전전자 교환기의 원격용 망동기 장치는, 종래 NRCA, MCBA, TDMA의 기능을 통합하여 3장의 회로팩을 1장의 회로팩으로 설계하고, MCCA, NCPA, LMGU의 기능을 통합하여 3장의 회로팩을 1장의 회로팩으로 설계하여 이중화 회로를 포함한 모두 4개의 회로팩이 2개의 전력공급 회로팩과 함께 쉘프의 1/2를 차지하게 구성하도록 함을 특징으로 한다.In order to achieve the above object, the remote manipulator device of the all-electronic switch of the present invention integrates the functions of the conventional NRCA, MCBA, and TDMA to design three circuit packs into one circuit pack, and the MCCA, NCPA, and LMGU By integrating the function, three circuit packs are designed into one circuit pack, so that all four circuit packs, including the redundant circuits, constitute two half of the shelf with two power supply circuit packs.

이하, 첨부된 도면을 참고하여 본 발명에 의한 전전자 교환기의 원격용 망동기 장치의 구성 및 동작을 상세히 설명한다.Hereinafter, with reference to the accompanying drawings will be described in detail the configuration and operation of the remote device for the remote electronic switch according to the present invention.

도 4는 본 발명에 의한 전전자 교환기의 원격용 망동기 장치의 블록 구성도로서, 기준클럭 수신부(110), 슬립 검출부(120), 위상차 검출용 기준클럭 발생부(130), 클럭 분배 유지보수부(140), 클럭 수신부(150), 클럭 분배부(160)로 구성되어, 대국의 기준클럭을 수신하여 주 클럭 발생 회로팩으로 위상차 비교 기준클럭을제공하고 슬립 검출 기능을 수행하며, 클럭 분배 기능 및 유지보수 기능을 수행하고, 주 클럭 발생 회로팩으로부터 출력되는 클럭을 수신하여 타임 스위치에 필요한 클럭을 발생시켜 분배하는 기준클럭 수신 및 시스템 클럭 분배 회로팩(Network Synchronous Buffer board Assembly ; 이하, 'NSBA-1'이라 칭함)(100)과, 위상차 검출용 기준클럭 수신부(210), 위상차 검출부(220), IPC용 메모리부(230), 하위 프로세서 통신부(240), IPC 통신부(250), 마이크로 프로세서 제어부(260), 디지털/아날로그 변환부(270), 주 클럭 발생부(280)로 구성되어, 기준클럭과 자체 발생 클럭과의 위상차를 검출하고 IPC용 메모리를 제공하며, DP-PLL 제어기능과 IPC 통신, 하위 프로세서와의 정합 기능을 수행하고, 기본 클럭을 발생하는 주 클럭 발생 회로팩(Network Synchronization Local master clock generation board Assembly ; 이하, 'NSLA'라 칭함)(200)으로 구성된다.4 is a block diagram of a remote network device of an electronic switching system according to the present invention. The reference clock receiving unit 110, the slip detector 120, the phase difference detecting reference clock generating unit 130, and clock distribution maintenance are shown. A unit 140, a clock receiver 150, and a clock divider 160, which receive a reference clock of a power station, provide a phase difference comparison reference clock to a main clock generation circuit pack, perform a slip detection function, and distribute a clock. Network Synchronous Buffer Board Assembly (hereinafter referred to as 'Receive Clock' and 'System Clock Distribution Circuit' which performs functions and maintenance functions and receives and outputs the clock output from the main clock generation circuit pack to generate and distribute the clock required for the time switch. NSBA-1 '), the phase difference detecting reference clock receiving unit 210, the phase difference detecting unit 220, the IPC memory unit 230, the lower processor communication unit 240, the IPC communication unit 250, the micro Processor controller 260, a digital-to-analog converter 270, and a main clock generator 280, detects the phase difference between the reference clock and the self-generated clock, provides a memory for the IPC, DP-PLL control function and IPC A main clock generation circuit pack (hereinafter referred to as NSLA) 200 that performs communication, matching with a lower processor, and generates a basic clock.

상기와 같이 본 발명에 의한 전전자 교환기의 원격용 망동기 장치의 NSBA-1(100)은 종래 NRCA(10)와 MCBA(50) 및 TDMA(60)를 하나로 통합하여 구성한 회로팩이고, NSLA(200)는 MCCA(20)와 NCPA(30) 및 LMGU(40)를 하나로 통합하여 구성한 회로팩이다.As described above, the NSBA-1 (100) of the remote manipulator device of the electronic switch according to the present invention is a circuit pack configured by integrating the conventional NRCA (10), MCBA (50) and TDMA (60) into one, NSLA ( 200 is a circuit pack configured by combining the MCCA 20, the NCPA 30, and the LMGU 40.

도 5는 본 발명에 의한 전전자 교환기의 원격용 망동기 장치의 회로팩 구성도로서, NSBA-1(100)은 기준클럭과 NSLA(200)로부터의 시스템 클럭을 입력받아 PLL 기준클럭과 시각용 클럭을 다시 NSLA(200)로 출력하고 있으며, 이러한 NSBA-1(100)과 NSLA(200)은 이중화(100-0/1, 200-0/1)로 구성되어 있다.5 is a circuit pack configuration diagram of a remote network synchronizer device of an electronic switching system according to the present invention. The NSBA-1 100 receives a reference clock and a system clock from the NSLA 200. The clock is outputted to the NSLA 200 again, and the NSBA-1 100 and the NSLA 200 are configured with redundancy (100-0 / 1, 200-0 / 1).

도 6은 본 발명에 의한 전전자 교환기의 원격용 망동기 장치의 회로팩 실장도로서, 원격용 망동기 백보드(Network Synchronous Back Board ; 이하, 'NSBB-1'라고 칭함)에는 2개의 전력공급 회로팩(POWER0/1)과 4개의 회로팩이 실장되어 있다.FIG. 6 is a circuit pack mounting diagram of a remote network synchronizer device of an all-electronic exchange according to the present invention, wherein a remote network synchronizer back board (hereinafter referred to as 'NSBB-1') has two power supply circuits. The pack (POWER0 / 1) and four circuit packs are mounted.

상기와 같이 본 발명에 의한 전전자 교환기의 원격용 망동기 장치는 회로팩이 모두 4개로 종래 망동기 장치의 회로팩이 10개인 것에 비해 회로팩의 수가 줄어들게 되어 백보드에 장착되는 공간이 종래에 비해 감소하게 된다.As described above, the remote manipulator device of the all-electronic switch according to the present invention has four circuit packs, so that the number of circuit packs is reduced compared to ten circuit packs of the conventional manipulator device, so that the space to be mounted on the back board is compared with the conventional one. Will decrease.

그리고, 본 발명에서는 종래에 단일로 구성되어 있던 NRCA(10)가 NSBA-1(100)에 포함되어 이중화로 구성됨에 따라 기준클럭 수신 기능이 이중화되어 원격용 망동기 전체의 신뢰도를 향상시킬 수 있게 된다.In addition, in the present invention, since the NRCA (10), which is conventionally configured as a single, is included in the NSBA-1 (100), the reference clock reception function is duplicated as it is configured to be redundant, so that the reliability of the entire remote control unit can be improved. do.

상기와 같이 구성된 본 발명에 의한 전전자 교환기의 원격용 망동기 장치에 의하면, NSBA-1(100)의 기준클럭 수신부(110)가 대국으로부터 기준클럭을 수신하는대로 슬립 검출부(120)에서는 기준클럭을 이용하여 슬립을 검출하고, 위상차 검출용 기준클럭 발생부(130)에서는 기준클럭을 이용하여 위상차 검출용 기준클럭을 발생하여 상기 NSLA(200)내 위상차 검출용 기준클럭 수신부(210)로 제공한다.According to the remote manipulator device of the electronic switch according to the present invention configured as described above, the slip detection unit 120 in the reference clock receiving unit 110 of the NSBA-1 (100) receives the reference clock from the power station; Detects slip using the phase difference detection reference clock generator 130 generates a phase difference detection reference clock using the reference clock and provides the phase difference detection reference clock receiver 210 in the NSLA 200. .

이어, NSLA(200)내 위상차 검출용 기준클럭 수신부(210)가 위상차 검출용 기준클럭 발생부(130)에서 발생된 위상차 검출용 기준클럭을 수신하여 이를 위상차 검출부(220)로 출력하면, 위상차 검출부(220)에서는 기준클럭과 자체 발생 클럭과의 위상차를 검출하여 마이크로 프로세서 제어부(260)로 출력한다.Subsequently, when the phase difference detection reference clock receiver 210 in the NSLA 200 receives the phase difference detection reference clock generated by the phase difference detection reference clock generator 130 and outputs it to the phase difference detector 220, the phase difference detector In operation 220, the phase difference between the reference clock and the self-generated clock is detected and output to the microprocessor controller 260.

이때, IPC용 메모리부(230)와 IPC 통신부(250) 및 하위 프로세서 통신부(240)는 IPC 통신 기능과 하위 프로세서와의 정합 기능을 수행한다.In this case, the IPC memory unit 230, the IPC communication unit 250, and the lower processor communication unit 240 perform an IPC communication function and a matching function with the lower processor.

이후, 마이크로 프로세서 제어부(260)가 위상차 검출부(220)에서 검출된 위상차를 입력하여 디지털 위상차 제어값을 계산하면, 디지털/아날로그 변환부(270)를 통해 아날로그 위상차 제어값으로 변환하고, 이어 주 클럭 발생부(280)에서는 상기 아날로그 위상차 제어값에 따라 주 클럭을 발생하여 위상차 검출부(220)와 NSBA-1(100)내 클럭 수신부(150)로 출력한다.Thereafter, when the microprocessor controller 260 inputs the phase difference detected by the phase difference detector 220 to calculate the digital phase difference control value, the microprocessor controller 260 converts the digital phase difference control value into an analog phase difference control value through the digital / analog converter 270. The generator 280 generates a main clock according to the analog phase difference control value and outputs the main clock to the phase difference detector 220 and the clock receiver 150 in the NSBA-1 100.

그러면, NSBA-1(100) 클럭 수신부(150)에서는 수신된 클럭을 클럭 분배부(160)로 출력하여 클럭 분배부(160)를 통해 타임 스위치에서 필요한 클럭으로 분배하여 타임 스위치로 클럭을 출력한다.Then, the NSBA-1 (100) clock receiver 150 outputs the received clock to the clock distribution unit 160, distributes the clock to the necessary clock through the clock distribution unit 160, and outputs the clock to the time switch. .

이때, 클럭 분배 유지보수부(140)를 통해 클럭 분배시 유지보수 기능을 수행하게 된다.At this time, the clock distribution maintenance unit 140 performs a maintenance function at the time of clock distribution.

이상, 상기 설명에서와 같이 본 발명은 원격용 망동기 장치를 1/2의 쉘프에 구현함에 따라 종래 1쉘프에 구현하던 원격용 망동기 백보드 장치가 1/2로 작아져 설치 및 유지보수가 그만큼 용이해짐은 물론 원격용 망동기 장치를 구성하는 회로팩의 수를 10개에서 4개로 줄여 비용 또한 줄어들고, 나머지 쉘프에 대한 활용도가 높아지게 되는 효과가 있다.As described above, according to the present invention, as the remote telesynchronizer device is implemented in a shelf of 1/2, the remote telesynchronizer backboard device, which was implemented in a conventional shelf, is reduced to 1/2 so that the installation and maintenance are as much as that. In addition, the number of circuit packs constituting the remote manipulator device is reduced from 10 to 4, thereby reducing costs and increasing utilization of the remaining shelf.

그리고, 원격용 망동기 장치의 기준클럭 수신 기능을 이중화함으로써 원격용 망동기 장치의 신뢰성을 향상시킬 수 있게 되는 장점이 있다.In addition, there is an advantage in that the reliability of the remote synchronizer device can be improved by dualizing the reference clock receiving function of the remote synchronizer device.

Claims (2)

기준클럭 수신부(110), 슬립 검출부(120), 위상차 검출용 기준클럭 발생부(130), 클럭 분배 유지보수부(140), 클럭 수신부(150), 클럭 분배부(160)로 구성되어, 대국의 기준클럭을 수신하여 주 클럭 발생 회로팩으로 위상차 비교 기준클럭을 제공하고 슬립 검출 기능을 수행하며, 클럭 분배 기능 및 유지보수 기능을 수행하고, 주 클럭 발생 회로팩으로부터 출력되는 클럭을 수신하여 타임 스위치에 필요한 클럭을 발생시켜 분배하는 NSBA-1(100)과,It is composed of a reference clock receiver 110, a slip detector 120, a reference clock generator 130 for phase difference detection, a clock distribution maintenance unit 140, a clock receiver 150, a clock distributor 160, Receives the reference clock of the main clock generator circuit pack, provides the phase difference comparison reference clock, performs the slip detection function, performs the clock distribution function and the maintenance function, and receives the clock output from the main clock generator circuit pack. NSBA-1 (100) for generating and distributing the clock required for the switch, 위상차 검출용 기준클럭 수신부(210), 위상차 검출부(220), IPC용 메모리부(230), 하위 프로세서 통신부(240), IPC 통신부(250), 마이크로 프로세서 제어부(260), 디지털/아날로그 변환부(270), 주 클럭 발생부(280)로 구성되어, 기준클럭과 자체 발생 클럭과의 위상차를 검출하고 IPC용 메모리를 제공하며, DP-PLL 제어기능과 IPC 통신, 하위 프로세서와의 정합 기능을 수행하고, 기본 클럭을 발생하는 NSLA(200)으로 구성되는 것을 특징으로 하는 전전자 교환기의 원격용 망동기 장치.Phase difference detection reference clock receiving unit 210, phase difference detecting unit 220, IPC memory unit 230, lower processor communication unit 240, IPC communication unit 250, microprocessor control unit 260, digital / analog converter ( 270), and a main clock generator 280, which detects a phase difference between a reference clock and a self-generated clock, provides an IPC memory, and performs DP-PLL control, IPC communication, and matching with a lower processor. And, NSLA 200 for generating a basic clock. 제1항에 있어서, 상기 NSBA-1(100)과 NSLA(200)이 이중화로 구성되는 것을 특징으로 하는 전전자 교환기의 원격용 망동기 장치.According to claim 1, wherein the NSBA-1 (100) and NSLA (200) is a remote network device of the electronic switchboard, it characterized in that the redundant configuration.
KR1019980061660A 1998-12-30 1998-12-30 Remote network synchronous apparatus of full electronic exchange KR20000045118A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019980061660A KR20000045118A (en) 1998-12-30 1998-12-30 Remote network synchronous apparatus of full electronic exchange

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019980061660A KR20000045118A (en) 1998-12-30 1998-12-30 Remote network synchronous apparatus of full electronic exchange

Publications (1)

Publication Number Publication Date
KR20000045118A true KR20000045118A (en) 2000-07-15

Family

ID=19568373

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019980061660A KR20000045118A (en) 1998-12-30 1998-12-30 Remote network synchronous apparatus of full electronic exchange

Country Status (1)

Country Link
KR (1) KR20000045118A (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5077734A (en) * 1988-06-30 1991-12-31 Kabushiki Kaisha Toshiba Electronic exchange apparatus synchronized with digital network
US5331667A (en) * 1990-05-11 1994-07-19 Canon Kabushiki Kaisha Telephone exchange apparatus with communication line clocking
KR960003463A (en) * 1994-06-27 1996-01-26 정장호 Redundancy Control of Electronic Switching Switching Hardware
KR960040043A (en) * 1995-04-12 1996-11-25 김주용 Electronic switchgear device
KR19980061878A (en) * 1996-12-31 1998-10-07 유기범 How to change the master of the synchronizer equipment in the electronic exchange

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5077734A (en) * 1988-06-30 1991-12-31 Kabushiki Kaisha Toshiba Electronic exchange apparatus synchronized with digital network
US5331667A (en) * 1990-05-11 1994-07-19 Canon Kabushiki Kaisha Telephone exchange apparatus with communication line clocking
KR960003463A (en) * 1994-06-27 1996-01-26 정장호 Redundancy Control of Electronic Switching Switching Hardware
KR960040043A (en) * 1995-04-12 1996-11-25 김주용 Electronic switchgear device
KR19980061878A (en) * 1996-12-31 1998-10-07 유기범 How to change the master of the synchronizer equipment in the electronic exchange

Similar Documents

Publication Publication Date Title
RU2407129C2 (en) Device for synchronisation of uninterrupted power supply sources
CN100438361C (en) Method for controlling master spare clock phase for synchronous digital system equipment
KR20000045118A (en) Remote network synchronous apparatus of full electronic exchange
KR100257253B1 (en) Apparatus of network synchronization of pbx
KR100440572B1 (en) A system for clock synchronization between switch boards with redundancy and line boards
KR100328757B1 (en) A error preventing device of clock signal with switchover for transmission system
KR100392232B1 (en) GPS transfer and connecting apparatus for multi protocol
KR0126856B1 (en) An apparatus for selecting the input reference clock to synchronge
KR19990005630A (en) Various Synchronous Clock Generators
KR100582568B1 (en) Synchronization control apparatus of the DECT system
KR100257344B1 (en) Digital pll circuit
JPH04360431A (en) Network synchronization system for digital communication network
KR100253797B1 (en) An apparatus for synchronizing clock of multiple user station in wireless local loop
KR920014292A (en) Synchronous and clock supplies of electronic switching
KR100282410B1 (en) System clock board
KR0165076B1 (en) Dual system cluck supply device of exchanger
KR100383234B1 (en) Apparatus for suppling network timing reference/TCM-ISDN timing reference clock in DSLAM system
KR19980077378A (en) Receive reference clock and system clock distribution device in network synchronizer
KR0153951B1 (en) Apparatus for generating clock for pots using atm reference clock
KR100260090B1 (en) Method for controlling fine phase in a network synchronization system
JPH10126333A (en) Frame timing synchronization establishing equipment
KR100251777B1 (en) Wireless exchage system and method for synchroning wireless basestation
JP2004320393A (en) Clock feeding system and communication data processing apparatus used therefor
KR20000007202A (en) Clock supply device of wireless local loop system
KR100328761B1 (en) A device of switching system clock unit for optical communication system

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
N231 Notification of change of applicant
E902 Notification of reason for refusal
E601 Decision to refuse application