KR19980060592A - Metal wiring formation method of semiconductor device - Google Patents

Metal wiring formation method of semiconductor device Download PDF

Info

Publication number
KR19980060592A
KR19980060592A KR1019960079954A KR19960079954A KR19980060592A KR 19980060592 A KR19980060592 A KR 19980060592A KR 1019960079954 A KR1019960079954 A KR 1019960079954A KR 19960079954 A KR19960079954 A KR 19960079954A KR 19980060592 A KR19980060592 A KR 19980060592A
Authority
KR
South Korea
Prior art keywords
amorphous
tungsten nitride
nitride layer
crystalline
film
Prior art date
Application number
KR1019960079954A
Other languages
Korean (ko)
Other versions
KR100430684B1 (en
Inventor
김헌도
Original Assignee
김영환
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김영환, 현대전자산업 주식회사 filed Critical 김영환
Priority to KR1019960079954A priority Critical patent/KR100430684B1/en
Publication of KR19980060592A publication Critical patent/KR19980060592A/en
Application granted granted Critical
Publication of KR100430684B1 publication Critical patent/KR100430684B1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H01L21/76846—Layer combinations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H01L21/2855—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by physical means, e.g. sputtering, evaporation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 반도체소자의 금속 배선 형성 방법에 관한 것으로, 구리 배선의 확산방지 금속으로 텅스텐 나이트라이드를 스퍼터링 할때 단일 증착 챔버에서 비정질과 결정질 텅스텐 나이트라이드층을 2중 또는 3중으로 적층하여 안정성 확보와 동시에 증착속도 높이는 금속 배선 형성방법이다.The present invention relates to a method of forming a metal wiring of a semiconductor device, when sputtering tungsten nitride with a diffusion preventing metal of copper wiring in a single deposition chamber in a double or triple layer of amorphous and crystalline tungsten nitride layer to ensure stability and At the same time, the deposition rate height is a metal wiring formation method.

Description

반도체소자의 금속 배선 형성 방법Metal wiring formation method of semiconductor device

본 발명은 반도체소자의 금속 배선 형성 방법에 관한 것으로, 특히 구리 배선의 확산방지 금속막으로 텅스텐 나이트라이드를 스퍼터링 방법으로 형성하는 금속배선 형성방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for forming metal wirings in semiconductor devices, and more particularly, to a method for forming metal wirings in which tungsten nitride is formed by sputtering with a diffusion preventing metal film of copper wiring.

구리를 증착할 때 산화막에 대한 열적 안정성을 확보하기 위해서는 구리를 증착하기 전에 확산 방지 금속막의 증착이 필요하다. 구리 배선용 확산 방지 금속은 아직 확실하게 재료가 결정된 바 없고 많은 연구자들이 여러 금속 특히 나이트라이드 계통의 금속을 고려하고 있다. 이들 대상 재료중 텅스텐 나이트라이드와 탄탈륨 나이트라이드의 확산 방지 효과가 우수한 것으로 보고 되고 있다.In order to ensure thermal stability of the oxide film when depositing copper, deposition of a diffusion barrier metal film is required before depositing copper. Anti-diffusion metals for copper wiring have not yet been materially determined, and many researchers are considering various metals, especially metals of the nitride system. Among these target materials, tungsten nitride and tantalum nitride have been reported to be excellent in preventing diffusion.

텅스텐 나이트라이드층의 스퍼터링은 아르곤 가스에 대한 질소 가스의 유량에 따라 비정질 혹은 결정질 상을 갖는 텅스텐 나이트라이드층이 형성되어 확산 방지 금속막으로 사용하고 있다.Sputtering of the tungsten nitride layer is used as a diffusion preventing metal film by forming a tungsten nitride layer having an amorphous or crystalline phase depending on the flow rate of nitrogen gas to an argon gas.

그러나 비정질 혹은 결정구조의 텅스텐 나이트라이드층은 응력에 의한 파티클 문제와, 고저항 문제, 낮은 증착 속도 등 여러 공정상의 문제점을 가지고 있다.However, the amorphous or crystalline tungsten nitride layer has various process problems such as a particle problem caused by stress, a high resistance problem, and a low deposition rate.

본 발명은 상기한 문제점을 해결하기 위하여 텅스텐 나이트라이드층 증착을 단일 증착 챔버에서 비정질과 결정질 텅스텐 나이트라이드층을 2중 또는 3중으로 적층하여 안정성 확보와 동시에 증착속도 높이는 금속 배선 형성방법을 제공하는데 그 목적이 있다.The present invention provides a method for forming a metal wiring to increase the deposition rate and at the same time to ensure the stability by stacking the tungsten nitride layer deposition in a single deposition chamber in an amorphous and crystalline tungsten nitride layer in a double or triple to solve the above problems. There is a purpose.

도 1 내지 도 5 는 본 발명의 실시예에 의해 금속 배선 형성 단계를 도시한 단면도이다.1 to 5 are cross-sectional views illustrating metal wire forming steps in accordance with an embodiment of the present invention.

*도면의 주요 부분에 대한 부호의 설명** Description of the symbols for the main parts of the drawings *

1 : 도전층 또는 실리콘 기판2 : 절연막1 conductive layer or silicon substrate 2 insulating film

3 : 타이타늄 또는 텅스텐층4, 6 : 비정질 텅스텐 나이트라이드층3: titanium or tungsten layer 4, 6: amorphous tungsten nitride layer

5 : 결정질 텅스텐 나이트라이드층7 : 구리막5: crystalline tungsten nitride layer 7: copper film

8 : 확산 방지 금속막8: diffusion diffusion metal film

상기 목적을 달성하기 위한 본 발명은 반도체 소자 제조 공정중 금속 배선 형성 방법에 있어서, 도전층 또는 실리콘 기판 상부에 절연막을 형성하는 단계와, 상기 절연막의 일정 부분을 식각하여 콘택홀을 형성하는 단계와, 타이타늄층을 증착하는 단계와, 확산 방지 금속막으로 비정질 텅스텐 나이트라이드층과 결정질 텅스텐 나이트라이드층을 2중 또는 3중 적층 구조로 형성하는 단계와, 상기 확산 방지 금속막 상부에 구리막을 증착하는 단계와, 화학적 기계적 연마에 의해 상기 구리막, 확산 방지 금속막 및 타이타늄막을 제거하여 금속 배선을 패턴닝하는 단계와, 상기 금속 배선의 표면에 상부 확산 방지 금속막을 증착하는 단계로 이루어진다.In accordance with another aspect of the present invention, there is provided a method of forming a metal wiring in a semiconductor device manufacturing process, the method comprising: forming an insulating film on a conductive layer or a silicon substrate, forming a contact hole by etching a portion of the insulating film; Depositing a titanium layer, forming a double or triple stacked amorphous tungsten nitride layer and a crystalline tungsten nitride layer as a diffusion preventing metal film, and depositing a copper film on the diffusion preventing metal film And removing the copper film, the diffusion preventing metal film and the titanium film by chemical mechanical polishing to pattern the metal wiring, and depositing an upper diffusion preventing metal film on the surface of the metal wiring.

본 발명은 확산 방지 금속막인 텅스텐 나이트라이드층을 스퍼터링시 증착 속도와 응력이 높으며 저항이 낮은 비정질 텅스텐 나이트라이드층을 증착하고 동일 스퍼터링 챔버에서 아르곤에 대한 질소 유량을 증가시켜 증착 속도가 낮고 응력이 작고 저항이 높은 결정질 텅스텐 나이트 라이드층을 증착하고 다시 질소 유량을 줄여 비정질 텅스텐 나이트라이드층을 증착하여 응력완화에 의한 파티클 악제/생산성 확보/저저항화를 이루어 공정상의 문제점을 없애는 기술이다.According to the present invention, when sputtering a tungsten nitride layer, which is a diffusion preventing metal film, the deposition rate and stress are high and the resistivity is deposited. It is a technology that eliminates process problems by depositing a small, high-resistance crystalline tungsten nitride layer and reducing nitrogen flow rate to deposit an amorphous tungsten nitride layer to achieve particle degradation / productivity / low resistance due to stress relaxation.

상기의 본 발명은 비정질/결정질 텅스텐 나이트라이드층을 이용한 구리 배선에 관한 것으로 본 발명에 의하면 텅스텐 나이트라이드층 증착시 아르곤에 대한 질소 유량을 변화시켜 증착되는 텅스텐 나이트라이드층의 상을 2중 내지는 3중으로 증측하여 제반 문제를 해결하는 기술에 관한 것이다.The present invention relates to a copper wiring using an amorphous / crystalline tungsten nitride layer. According to the present invention, the phase of the tungsten nitride layer deposited by varying the nitrogen flow rate to argon when the tungsten nitride layer is deposited is double or three. The present invention relates to a technology for solving various problems by increasing the weight.

상술한 목적 및 특징들, 장점은 첨부된 도면과 관련한 다음의 상세한 설명을 통하여 보다 분명해 질 것이다. 이하 첨부된 도면을 참조하여 본 발명의 실시예를 상세히 설명하면 다음과 같다.The above objects, features, and advantages will become more apparent from the following detailed description taken in conjunction with the accompanying drawings. Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.

도1 내지 도5는 본 발명의 실시예에 의해 금속배선을 형성하는 단계를 도시한 단면도이다.1 to 5 are cross-sectional views showing a step of forming a metal wiring according to an embodiment of the present invention.

도1은 반도체 소자 제조 공정중 도전체 또는 실리콘 기판(1) 상부에 절연막(2)을 증착하고 절연막(2)의 예정된 부위를 식각하여 상기 도전층 또는 실리콘 기판(1)이 노출되는 콘택홀(10)을 형성한 후, 콘택홀(10)의 저부에 형성된 자연 산화막을 건식 혹은 습식 식각 방법으로 제거한 다음, 스퍼터링 장비에서 콘택 저항 개선을 위해 타이타늄층 혹은 텅스텐층(3)을 증착한 후, 그 상부면에 저 저항의 비정질 텅스텐 나이트라이드층(4)을 증착한 상태를 나타낸 단면도이다.1 is a contact hole in which an insulating layer 2 is deposited on a conductor or a silicon substrate 1 during a semiconductor device manufacturing process, and a predetermined portion of the insulating layer 2 is etched to expose the conductive layer or silicon substrate 1. 10), the natural oxide film formed on the bottom of the contact hole 10 is removed by a dry or wet etching method, and then a titanium layer or tungsten layer (3) is deposited on the sputtering equipment to improve contact resistance. It is sectional drawing which shows the state which deposited the low resistance amorphous tungsten nitride layer 4 on the upper surface.

도2는 상기 비정질 텅스텐 나이트라이드층(4)을 증착한 후 동일 스퍼터링 챔버에서 아르곤에 대한 질소 가스의 유량을 증가시켜 고저항의 결정질 텅스텐 나이트라이드층(5)을 예정된 두께의 일부만 증착한 상태를 나타낸 단면도이다. 이때 상기의 비정질/결정질 텅스텐 나이트라이드층의 응력은 서로 반대로 응력 완화에 의한 스퍼터링 챔버의 파티클을 억제할 수 있다.FIG. 2 shows a state in which only a portion of a predetermined thickness of the crystalline tungsten nitride layer 5 is deposited by increasing the flow rate of nitrogen gas to argon in the same sputtering chamber after depositing the amorphous tungsten nitride layer 4. It is sectional drawing shown. At this time, the stress of the amorphous / crystalline tungsten nitride layer can suppress the particles of the sputtering chamber due to stress relaxation on the contrary.

도3은 상기 결정질 텅스텐 나이트라이드층(5)을 증착한 후 다시 비정질 텅스텐 나이트라이드층(6)을 증착한 것을 도시한 단면도이다.3 is a cross-sectional view showing the deposition of the amorphous tungsten nitride layer 6 after the crystalline tungsten nitride layer 5 is deposited.

참고로, 상기 비정질 텅스텐 나이트라이드층(4), 결정질 텅스텐 나이트라이드층(5) 및 비정질 텅스텐 나이트라이드층(6)의 적층 구조는 후속 공정에서 형성되는 구리층의 확산 방지 금속막으로 이용되는 막이다.For reference, the laminated structure of the amorphous tungsten nitride layer 4, the crystalline tungsten nitride layer 5, and the amorphous tungsten nitride layer 6 is used as a diffusion preventing metal film of the copper layer formed in a subsequent process. to be.

도4는 상기 비정질 텅스텐 나이트라이드층(6)을 증착한 다음, 화학 기상 증착법 또는 물리 기상 증착법으로 구리층(7)을 증착한 상태를 나타낸 단면도이다.4 is a cross-sectional view showing a state in which the copper layer 7 is deposited by chemical vapor deposition or physical vapor deposition after depositing the amorphous tungsten nitride layer 6.

도5는 상기 구리층(7)을 증착한 후 화학적 기계적 연마(Chemical Mechanical Polishing)에 의해 상기 구리층(7), 텅스텐 나이트라이드층(6, 5, 4)와 타이타늄층 혹은 텅스텐층(3)을 제거하되 하부 절연막(2)의 상부면이 노출되기 까지 제거하여 금속 배선 패턴닝 공정을 완료하고, 금속 배선의 표면에 상부 확산 방지 금속막(8)을 증착한 것을 도시한 단면도이다.FIG. 5 shows the copper layer 7, the tungsten nitride layers 6, 5, 4 and the titanium layer or the tungsten layer 3 by depositing the copper layer 7 by chemical mechanical polishing. Is removed, but until the upper surface of the lower insulating film 2 is exposed to complete the metal wiring patterning process, and the upper diffusion preventing metal film 8 is deposited on the surface of the metal wiring.

참고로, 상기 상부 확산 방지 금속막(8)은 하부 확산 방지금속을 동일 재료로 예를들어 비정질 또는 결정질 텅스텐 나이트라이드층으로 형성할 수 있다.For reference, the upper diffusion barrier metal film 8 may be formed of, for example, an amorphous or crystalline tungsten nitride layer of the lower diffusion barrier metal.

본 발명을 응용하여 확산 방지 금속막으로 이용되는 텅스텐 나이트라이드층을 비정질/결정질 텅스텐 나이트라이드 2중 적층 구조 혹은 결정질/비정질 텅스텐 나이트라이드 2중 적층 구조 혹은 결정질/비정질/결정질 텅스텐 나이트라이드 3중 적층 구조로 형성하여도 거의 유사한 효과를 얻을 수 있다.The present invention is applied to the tungsten nitride layer used as the diffusion barrier metal film in an amorphous / crystalline tungsten nitride double stack structure or a crystalline / amorphous tungsten nitride double stack structure or a crystalline / amorphous / crystalline tungsten nitride triple stack. When formed into a structure, almost similar effects can be obtained.

본 발명에 의하면 확산 방지 금속막으로 이용되는 텅스텐 나이트 라이드층을 비정질층과 결정질층 나이트라이드층을 2중 또는 3중 적층 구조로 형성함으로써 종래의 텅스텐 나이트라이드층 적용의 문제점인 응력에 의한 파티클 문제가 낮은 증착 속도에 의한 생산성 감소 문제 그리고 고저항화 문제를 해결할 수가 있다.According to the present invention, by forming a tungsten nitride layer used as a diffusion preventing metal film in an amorphous layer and a crystalline layer nitride layer in a double or triple stacked structure, there is a problem of particles caused by stress, which is a problem of applying a conventional tungsten nitride layer. Solves the problem of reduced productivity due to low deposition rate and high resistance.

또한, 비정질 텅스텐 나이트라이드층을 도입함으로써 구리가 확산할 경로인 결정립계를 없애 산화막층으로의 확산을 막을 수 있고 결정질층을 그 사이에 증착함으로써 파티클 발생 및 증착된 박막의 들뜸을 방지할 수 있어 신뢰성 있는 구리 배선 공정을 할 수 있다.In addition, by introducing an amorphous tungsten nitride layer, it is possible to prevent the diffusion into the oxide layer by eliminating the grain boundary, which is a path for copper diffusion, and to prevent particle generation and lifting of the deposited thin film by depositing a crystalline layer therebetween. Copper wiring process.

아울러 본 발명의 바람직한 실시예들은 예시의 목적을 위해 개시된 것이며, 당업자라면 본 발명의 사상과 범위안에서 다양한 수정, 변경, 부가등이 가능할 것이며, 이러한 수정 변경 등은 이하의 특허 청구의 범위에 속하는 것으로 보아야 할 것이다.In addition, preferred embodiments of the present invention are disclosed for the purpose of illustration, those skilled in the art will be able to various modifications, changes, additions, etc. within the spirit and scope of the present invention, such modifications and modifications belong to the following claims You will have to look.

Claims (7)

반도체 소자 제조 공정중 금속 배선 증착 공정에 있어서,In the metal wiring deposition process of the semiconductor device manufacturing process, 도전층 또는 실리콘 기판 상부에 절연막을 형성하는 단계와,Forming an insulating film on the conductive layer or the silicon substrate; 상기 절연막의 일정 부분을 식각하여 콘택홀을 형성하는 단계와,Etching a portion of the insulating film to form a contact hole; 타이타늄층을 증착하는 단계와,Depositing a titanium layer, 확산 방지 금속막으로 비정질 텅스텐 나이트라이드층과 결정질 텅스텐 나이트라이드층을 2중 또는 3중 적층 구조로 형성하는 단계와,Forming an amorphous tungsten nitride layer and a crystalline tungsten nitride layer in a double or triple stacked structure using a diffusion preventing metal film; 상기 확산 방지 금속막 상부에 구리막을 증착하는 단계와,Depositing a copper film on the diffusion barrier metal film; 화학적 기계적 연마에 의해 상기 구리막, 확산 방지 금속막 및 타이타늄막을 제거하여 금속 배선을 패턴닝하는 단계와,Patterning the metal wiring by removing the copper film, the diffusion barrier metal film, and the titanium film by chemical mechanical polishing; 상기 금속 배선의 표면에 상부 확산 방지 금속막을 증착하는 단계로 이루어진 금속 배선 형성방법.And depositing an upper diffusion preventing metal film on a surface of the metal wiring. 제 1 항에 있어서, 상기 타이타늄층 대신에 텅스텐막으로 증착하는 것을 특징으로 하는 금속 배선 형성방법.The method for forming a metal wiring according to claim 1, wherein a deposition is performed by a tungsten film instead of the titanium layer. 제 1 항에 있어서,The method of claim 1, 상기 확산 방지 금속막으로 이용되는 텅스텐 나이트라이드층 대신에 탄탈륨 나이트라이드층을 형성하는 것을 특징으로 하는 금속 배선 형성방법.And forming a tantalum nitride layer instead of the tungsten nitride layer used as the diffusion preventing metal film. 제 1 항에 있어서, 상기 확산 방지 금속막으로 비정질과 결정질 텅스텐 나이트라이드층을 적층할 때 1개의 스퍼터링 챔버를 이용 증착하는 것을 특징으로 하는 금속 배선 형성방법.2. The method of claim 1, wherein when sputtering an amorphous and crystalline tungsten nitride layer with the diffusion preventing metal film, one sputtering chamber is used for vapor deposition. 제 1 항에 있어서,The method of claim 1, 상기 상부 확산 방지 금속막으로 비정질 혹은 결정질 텅스텐 나이트라이드층으로 형성하는 것을 특징으로 하는 금속 배선 형성 방법.And forming an amorphous or crystalline tungsten nitride layer as the upper diffusion preventing metal film. 제 1 항에 있어서, 상기 구리막은 화학 기상 증착 또는 물리 기상 증착 방법으로 증착하는 것을 특징으로 하는 금속 배선 형성방법.The method of claim 1, wherein the copper film is deposited by chemical vapor deposition or physical vapor deposition. 제 1 항에 있어서, 상기 확산 방지 금속막으로 비정질 텅스텐 나이트라이드층과 결정질 텅스텐 나이트라이드층을 2중 또는 3중 적층 구조로 적층할때 비정질/결정질 적층 구조, 결정질/비정질 적층 구조, 결정질/비정질/결정질 적층 구조 또는 비정질/결정질/비정질 적층구조로 형성되는 것을 특징으로 하는 금속 배선 형성방법.The method of claim 1, wherein when the amorphous tungsten nitride layer and the crystalline tungsten nitride layer are stacked in a double or triple stacked structure with the diffusion preventing metal film, an amorphous / crystalline stacked structure, a crystalline / amorphous stacked structure, a crystalline / amorphous layer A metal wiring forming method, characterized in that it is formed of a crystalline laminated structure or an amorphous / crystalline / amorphous laminated structure.
KR1019960079954A 1996-12-31 1996-12-31 Method of forming thermally stable metal line of semiconductor device using doubly or triply deposited amorphous and crystalline tungsten nitride layer KR100430684B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960079954A KR100430684B1 (en) 1996-12-31 1996-12-31 Method of forming thermally stable metal line of semiconductor device using doubly or triply deposited amorphous and crystalline tungsten nitride layer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960079954A KR100430684B1 (en) 1996-12-31 1996-12-31 Method of forming thermally stable metal line of semiconductor device using doubly or triply deposited amorphous and crystalline tungsten nitride layer

Publications (2)

Publication Number Publication Date
KR19980060592A true KR19980060592A (en) 1998-10-07
KR100430684B1 KR100430684B1 (en) 2004-07-30

Family

ID=37335334

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960079954A KR100430684B1 (en) 1996-12-31 1996-12-31 Method of forming thermally stable metal line of semiconductor device using doubly or triply deposited amorphous and crystalline tungsten nitride layer

Country Status (1)

Country Link
KR (1) KR100430684B1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100301057B1 (en) * 1999-07-07 2001-11-01 윤종용 Semiconductor device having copper interconnection layer and manufacturing method thereof
KR100338102B1 (en) * 1999-06-25 2002-05-24 박종섭 Method of forming a Cu wiring in a semiconductor device
KR100559028B1 (en) * 1998-12-29 2006-06-15 주식회사 하이닉스반도체 Copper wiring formation method of semiconductor device
US7341908B2 (en) 2005-01-31 2008-03-11 Samsung Electronics Co., Ltd. Semiconductor device and method of manufacturing the same
US7504725B2 (en) 2003-08-22 2009-03-17 Samsung Electronics Co., Ltd. Semiconductor memory device having low-resistance tungsten line and method of manufacturing the semiconductor memory device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3252397B2 (en) * 1991-02-21 2002-02-04 ソニー株式会社 Wiring formation method
JP3315211B2 (en) * 1992-08-27 2002-08-19 株式会社東芝 Electronic components
KR960016833B1 (en) * 1993-11-11 1996-12-21 Hyundai Electronics Ind Forming method of metal film for anti-diffusion
KR0148325B1 (en) * 1995-03-04 1998-12-01 김주용 Formation method of metal layer in semiconductor device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100559028B1 (en) * 1998-12-29 2006-06-15 주식회사 하이닉스반도체 Copper wiring formation method of semiconductor device
KR100338102B1 (en) * 1999-06-25 2002-05-24 박종섭 Method of forming a Cu wiring in a semiconductor device
KR100301057B1 (en) * 1999-07-07 2001-11-01 윤종용 Semiconductor device having copper interconnection layer and manufacturing method thereof
US7504725B2 (en) 2003-08-22 2009-03-17 Samsung Electronics Co., Ltd. Semiconductor memory device having low-resistance tungsten line and method of manufacturing the semiconductor memory device
US7341908B2 (en) 2005-01-31 2008-03-11 Samsung Electronics Co., Ltd. Semiconductor device and method of manufacturing the same

Also Published As

Publication number Publication date
KR100430684B1 (en) 2004-07-30

Similar Documents

Publication Publication Date Title
JP4002647B2 (en) Thin film capacitor manufacturing method for semiconductor device
KR20010023696A (en) Borderless vias with cvd barrier layer
US5429987A (en) Method for profile control of selective metallization
US5281850A (en) Semiconductor device multilayer metal layer structure including conductive migration resistant layers
US6617689B1 (en) Metal line and method of suppressing void formation therein
US6087726A (en) Metal interconnect stack for integrated circuit structure
US6303487B1 (en) Method for forming an air gap in an insulating film between adjacent interconnection conductors in a semiconductor device
KR19980064075A (en) Interconnect line of plug and approximate zero overlap and method of manufacturing the same
US6258720B1 (en) Method of formation of conductive lines on integrated circuits
KR100338941B1 (en) Contact forming method for semiconductor device
KR100430684B1 (en) Method of forming thermally stable metal line of semiconductor device using doubly or triply deposited amorphous and crystalline tungsten nitride layer
JP4546962B2 (en) Method for forming a multifunctional dielectric layer on a substrate
US5641993A (en) Semiconductor IC with multilayered Al wiring
KR100220933B1 (en) Forming method for metal wiring of semiconductor device
US5372971A (en) Method for forming via hole in multiple metal layers of semiconductor device
JP2798250B2 (en) Method of forming low resistance contact with aluminum material and low resistance contact with aluminum
JP5891753B2 (en) Manufacturing method of semiconductor device
KR100307827B1 (en) Metal wiring contact formation method of semiconductor device
KR100197669B1 (en) Forming method for metal wiring in semiconductor device
KR20020057552A (en) A method for preparing of integrated circuit of semiconductor
KR100324020B1 (en) Metal wiring formation method of semiconductor device
KR100352304B1 (en) Semiconductor device and method of manufacturing the same
KR960004078B1 (en) Contact forming method by stacked thin layer structure
EP0543254B1 (en) A method of forming high-stability metallic contacts in an integrated circuit with one or more metallized layers
KR100414745B1 (en) Method for forming metal interconnection of semiconductor device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110325

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee