KR102572281B1 - 레플리카 레인을 사용한 채널 트레이닝 - Google Patents

레플리카 레인을 사용한 채널 트레이닝 Download PDF

Info

Publication number
KR102572281B1
KR102572281B1 KR1020187033047A KR20187033047A KR102572281B1 KR 102572281 B1 KR102572281 B1 KR 102572281B1 KR 1020187033047 A KR1020187033047 A KR 1020187033047A KR 20187033047 A KR20187033047 A KR 20187033047A KR 102572281 B1 KR102572281 B1 KR 102572281B1
Authority
KR
South Korea
Prior art keywords
lane
data
adjustment
replica
sampling point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020187033047A
Other languages
English (en)
Korean (ko)
Other versions
KR20190011727A (ko
Inventor
스탠리 아메스 주니어 랙키
데이먼 토히디
제랄드 알. 탈보트
에도아르도 프레테
Original Assignee
어드밴스드 마이크로 디바이시즈, 인코포레이티드
에이티아이 테크놀로지스 유엘씨
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 어드밴스드 마이크로 디바이시즈, 인코포레이티드, 에이티아이 테크놀로지스 유엘씨 filed Critical 어드밴스드 마이크로 디바이시즈, 인코포레이티드
Publication of KR20190011727A publication Critical patent/KR20190011727A/ko
Application granted granted Critical
Publication of KR102572281B1 publication Critical patent/KR102572281B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
    • H04L43/0823—Errors, e.g. transmission errors
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
    • H04L43/0852—Delays
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/50—Testing arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/06—Speed or phase control by synchronisation signals the synchronisation signals differing from the information signals in amplitude, polarity or frequency or length
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/10—Arrangements for initial synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033—Correction by delay
    • H04L7/0041—Delay of data signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/043—Pseudo-noise [PN] codes variable during transmission

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Environmental & Geological Engineering (AREA)
  • Power Engineering (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)
KR1020187033047A 2016-06-24 2016-09-21 레플리카 레인을 사용한 채널 트레이닝 Active KR102572281B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/192,287 US10749756B2 (en) 2016-06-24 2016-06-24 Channel training using a replica lane
US15/192,287 2016-06-24
PCT/US2016/052725 WO2017222578A1 (en) 2016-06-24 2016-09-21 Channel training using a replica lane

Publications (2)

Publication Number Publication Date
KR20190011727A KR20190011727A (ko) 2019-02-07
KR102572281B1 true KR102572281B1 (ko) 2023-08-29

Family

ID=60675203

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020187033047A Active KR102572281B1 (ko) 2016-06-24 2016-09-21 레플리카 레인을 사용한 채널 트레이닝

Country Status (5)

Country Link
US (2) US10749756B2 (enExample)
JP (1) JP6703134B2 (enExample)
KR (1) KR102572281B1 (enExample)
CN (1) CN109076036B (enExample)
WO (1) WO2017222578A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10749756B2 (en) 2016-06-24 2020-08-18 Advanced Micro Devices, Inc. Channel training using a replica lane
WO2022070247A1 (ja) * 2020-09-29 2022-04-07 日本電信電話株式会社 情報処理システム、情報処理方法およびプログラム
US11558120B1 (en) * 2021-09-30 2023-01-17 United States Of America As Represented By The Administrator Of Nasa Method for deskewing FPGA transmitter channels directly driving an optical QPSK modulator
US11906585B2 (en) * 2021-12-16 2024-02-20 Samsung Electronics Co., Ltd. Methods and systems for performing built-in-self-test operations without a dedicated clock source
US12321294B1 (en) * 2023-03-30 2025-06-03 Advanced Micro Devices, Inc. Data lane variation compensation for data rate enhancement

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030046618A1 (en) * 2001-08-29 2003-03-06 Collins Hansel A. Relative dynamic skew compensation of parallel data lines
US20080222594A1 (en) * 2007-03-09 2008-09-11 Nortel Networks Limited Method and apparatus for aligning multiple outputs of an FPGA
US20120151247A1 (en) * 2010-10-27 2012-06-14 International Business Machines Corporation Dynamic Fault Detection and Repair in a Data Communications Mechanism

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5469748A (en) * 1994-07-20 1995-11-28 Micro Motion, Inc. Noise reduction filter system for a coriolis flowmeter
US6178213B1 (en) * 1998-08-25 2001-01-23 Vitesse Semiconductor Corporation Adaptive data recovery system and methods
US20020093986A1 (en) * 2000-12-30 2002-07-18 Norm Hendrickson Forward data de-skew method and system
US7072355B2 (en) * 2003-08-21 2006-07-04 Rambus, Inc. Periodic interface calibration for high speed communication
US7095789B2 (en) 2004-01-28 2006-08-22 Rambus, Inc. Communication channel calibration for drift conditions
US7400670B2 (en) 2004-01-28 2008-07-15 Rambus, Inc. Periodic calibration for communication channels by drift tracking
US7516029B2 (en) * 2004-06-09 2009-04-07 Rambus, Inc. Communication channel calibration using feedback
US7500131B2 (en) 2004-09-07 2009-03-03 Intel Corporation Training pattern based de-skew mechanism and frame alignment
US20080130815A1 (en) * 2006-12-05 2008-06-05 Kumar S Reji Selective tracking of serial communication link data
US7590789B2 (en) * 2007-12-07 2009-09-15 Intel Corporation Optimizing clock crossing and data path latency
US8307265B2 (en) 2009-03-09 2012-11-06 Intel Corporation Interconnection techniques
US20110040902A1 (en) 2009-08-13 2011-02-17 Housty Oswin E Compensation engine for training double data rate delays
US8582706B2 (en) * 2009-10-29 2013-11-12 National Instruments Corporation Training a data path for parallel data transfer
KR101110820B1 (ko) * 2010-05-28 2012-02-27 주식회사 하이닉스반도체 슬레이브 장치, 마스터 장치와 슬레이브 장치를 포함하는 시스템 및 동작방법, 칩 패키지
US8681839B2 (en) 2010-10-27 2014-03-25 International Business Machines Corporation Calibration of multiple parallel data communications lines for high skew conditions
US8774228B2 (en) * 2011-06-10 2014-07-08 International Business Machines Corporation Timing recovery method and apparatus for an input/output bus with link redundancy
US8826092B2 (en) * 2011-10-25 2014-09-02 International Business Machines Corporation Characterization and validation of processor links
US9577816B2 (en) * 2012-03-13 2017-02-21 Rambus Inc. Clock and data recovery having shared clock generator
US9071407B2 (en) * 2012-05-02 2015-06-30 Ramnus Inc. Receiver clock test circuitry and related methods and apparatuses
US8760946B2 (en) 2012-05-22 2014-06-24 Advanced Micro Devices Method and apparatus for memory access delay training
US9030341B2 (en) 2012-06-27 2015-05-12 Broadcom Corporation Compensation for lane imbalance in a multi-lane analog-to-digital converter (ADC)
US20140281085A1 (en) 2013-03-15 2014-09-18 Gregory L. Ebert Method, apparatus, system for hybrid lane stalling or no-lock bus architectures
CN103560785B (zh) * 2013-10-28 2017-05-10 中国电子科技集团公司第四十一研究所 一种产生相位相干信号的方法与装置
US9036757B1 (en) 2014-09-23 2015-05-19 Oracle International Corporation Post-cursor locking point adjustment for clock data recovery
US10461805B2 (en) * 2015-09-26 2019-10-29 Intel Corporation Valid lane training
US10749756B2 (en) 2016-06-24 2020-08-18 Advanced Micro Devices, Inc. Channel training using a replica lane

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030046618A1 (en) * 2001-08-29 2003-03-06 Collins Hansel A. Relative dynamic skew compensation of parallel data lines
US20080222594A1 (en) * 2007-03-09 2008-09-11 Nortel Networks Limited Method and apparatus for aligning multiple outputs of an FPGA
US20120151247A1 (en) * 2010-10-27 2012-06-14 International Business Machines Corporation Dynamic Fault Detection and Repair in a Data Communications Mechanism

Also Published As

Publication number Publication date
US20170373944A1 (en) 2017-12-28
WO2017222578A1 (en) 2017-12-28
JP2019525507A (ja) 2019-09-05
CN109076036B (zh) 2022-01-28
KR20190011727A (ko) 2019-02-07
CN109076036A (zh) 2018-12-21
US11805026B2 (en) 2023-10-31
US10749756B2 (en) 2020-08-18
US20210028995A1 (en) 2021-01-28
JP6703134B2 (ja) 2020-06-03

Similar Documents

Publication Publication Date Title
US11805026B2 (en) Channel training using a replica lane
US8644085B2 (en) Duty cycle distortion correction
US6744285B2 (en) Method and apparatus for synchronously transferring data across multiple clock domains
EP2976866B1 (en) Timestamp correction in a multi-lane communication link with skew
US8443243B2 (en) Semiconductor integrated circuit device and method for evaluating an eye-opening margin
US8341450B2 (en) Continuous timing calibrated memory interface
US9762224B2 (en) Timing prediction circuit and method
WO2008014599A1 (en) Skew-correcting apparatus using dual loopback
CN113014350A (zh) 一种基于pmc接口的仿真设备间时间同步方法
US20090175395A1 (en) Data alignment method for arbitrary input with programmable content deskewing info
US10103718B1 (en) Recalibration of source synchronous systems
US20110309869A1 (en) Duty cycle correction in a delay-locked loop
US9800400B1 (en) Clock phase alignment in data transmission
EP3260983B1 (en) Channel training using a replica lane
US10103837B2 (en) Asynchronous feedback training
US20200266967A1 (en) Bi-directional buffer with circuit protection time synchronization
EP3260984B1 (en) Asynchronous feedback training
US7017086B2 (en) Round-robin updating for high speed I/O parallel interfaces
KR20080076463A (ko) 고속 기저대역 데이터 저장 시스템에서 수신 클럭 오차제어 장치 및 방법
US20160026593A1 (en) Detecting the drift of the data valid window in a transaction

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20181114

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20210917

Comment text: Request for Examination of Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20221001

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20230525

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20230824

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20230825

End annual number: 3

Start annual number: 1

PG1601 Publication of registration