KR102373324B1 - 멀티페이즈 및 진폭 인코딩 송신기들을 위한 드라이버 아키텍처 - Google Patents

멀티페이즈 및 진폭 인코딩 송신기들을 위한 드라이버 아키텍처 Download PDF

Info

Publication number
KR102373324B1
KR102373324B1 KR1020227004714A KR20227004714A KR102373324B1 KR 102373324 B1 KR102373324 B1 KR 102373324B1 KR 1020227004714 A KR1020227004714 A KR 1020227004714A KR 20227004714 A KR20227004714 A KR 20227004714A KR 102373324 B1 KR102373324 B1 KR 102373324B1
Authority
KR
South Korea
Prior art keywords
wire
symbol
wire link
symbols
link
Prior art date
Application number
KR1020227004714A
Other languages
English (en)
Korean (ko)
Other versions
KR20220025226A (ko
Inventor
철규 이
다발 세팔
조지 앨런 와일리
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20220025226A publication Critical patent/KR20220025226A/ko
Application granted granted Critical
Publication of KR102373324B1 publication Critical patent/KR102373324B1/ko

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/02—Amplitude-modulated carrier systems, e.g. using on-off keying; Single sideband or vestigial sideband modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/20—Modulator circuits; Transmitter circuits
    • H04L27/2003—Modulator circuits; Transmitter circuits for continuous phase modulation
    • H04L27/2007—Modulator circuits; Transmitter circuits for continuous phase modulation in which the phase change within each symbol period is constrained
    • H04L27/2014—Modulator circuits; Transmitter circuits for continuous phase modulation in which the phase change within each symbol period is constrained in which the phase changes in a piecewise linear manner during each symbol period, e.g. minimum shift keying, fast frequency shift keying
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22—Demodulator circuits; Receiver circuits
    • H04L27/227—Demodulator circuits; Receiver circuits using coherent demodulation
    • H04L27/2275—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses the received modulated signals
    • H04L27/2278—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses the received modulated signals using correlation techniques, e.g. for spread spectrum signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22—Demodulator circuits; Receiver circuits
    • H04L27/233—Demodulator circuits; Receiver circuits using non-coherent demodulation
    • H04L27/2332—Demodulator circuits; Receiver circuits using non-coherent demodulation using a non-coherent carrier

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Dc Digital Transmission (AREA)
KR1020227004714A 2019-08-19 2020-08-05 멀티페이즈 및 진폭 인코딩 송신기들을 위한 드라이버 아키텍처 KR102373324B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201962888995P 2019-08-19 2019-08-19
US62/888,995 2019-08-19
US16/984,896 US11108604B2 (en) 2019-08-19 2020-08-04 Driver architecture for multiphase and amplitude encoding transmitters
US16/984,896 2020-08-04
PCT/US2020/045041 WO2021034503A1 (en) 2019-08-19 2020-08-05 Driver architecture for multiphase and amplitude encoding transmitters

Publications (2)

Publication Number Publication Date
KR20220025226A KR20220025226A (ko) 2022-03-03
KR102373324B1 true KR102373324B1 (ko) 2022-03-10

Family

ID=74646905

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020227004714A KR102373324B1 (ko) 2019-08-19 2020-08-05 멀티페이즈 및 진폭 인코딩 송신기들을 위한 드라이버 아키텍처

Country Status (8)

Country Link
US (1) US11108604B2 (zh)
EP (1) EP4018609A1 (zh)
JP (1) JP7179223B2 (zh)
KR (1) KR102373324B1 (zh)
CN (1) CN114258537B (zh)
BR (1) BR112022002601A2 (zh)
TW (1) TWI766333B (zh)
WO (1) WO2021034503A1 (zh)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11240077B2 (en) * 2019-10-29 2022-02-01 Qualcomm Incorporated C-PHY half-rate wire state encoder and decoder
US11121850B1 (en) * 2020-07-02 2021-09-14 Rohde & Schwarz Gmbh & Co. Kg Signal analysis method and signal analysis module
KR20220138100A (ko) * 2021-04-05 2022-10-12 에스케이하이닉스 주식회사 듀오바이너리 신호를 송신하는 송신기
US20220350522A1 (en) * 2021-04-29 2022-11-03 Micron Technology, Inc. Multi-driver signaling
US11545980B1 (en) 2021-09-08 2023-01-03 Qualcomm Incorporated Clock and data recovery for multi-phase, multi-level encoding
US11942968B2 (en) * 2022-04-25 2024-03-26 Samsung Electronics Co., Ltd. Transmitter and receiver for 3-level pulse amplitude modulation signaling and system including the same

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005333508A (ja) * 2004-05-21 2005-12-02 Sony Corp 信号変換装置およびドライバ装置
EP2015533B1 (en) * 2006-04-27 2014-10-29 Panasonic Corporation Multiple differential transmission system
JP2008048305A (ja) * 2006-08-21 2008-02-28 Elite Semiconductor Memory Technology Inc ハーフスイングパルス幅変調を備えたｄ級音響増幅器
US10318158B2 (en) 2012-05-17 2019-06-11 Brilliant Points, Inc. System and method for digital signaling and digital storage
US9137008B2 (en) * 2013-07-23 2015-09-15 Qualcomm Incorporated Three phase clock recovery delay calibration
US9961174B2 (en) * 2014-01-15 2018-05-01 Qualcomm Incorporated Analog behavior modeling for 3-phase signaling
US9252997B1 (en) * 2014-07-10 2016-02-02 Qualcomm Incorporated Data link power reduction technique using bipolar pulse amplitude modulation
US9548876B2 (en) * 2015-05-06 2017-01-17 Mediatek Inc. Multiple transmitter system and method for controlling impedances of multiple transmitter system
US9584227B2 (en) * 2015-07-17 2017-02-28 Qualcomm Incorporated Low-power mode signal bridge for optical media
US9520988B1 (en) * 2015-08-04 2016-12-13 Qualcomm Incorporated Adaptation to 3-phase signal swap within a trio
US9577854B1 (en) * 2015-08-20 2017-02-21 Micron Technology, Inc. Apparatuses and methods for asymmetric bi-directional signaling incorporating multi-level encoding
US9485080B1 (en) * 2015-09-01 2016-11-01 Qualcomm Incorporated Multiphase clock data recovery circuit calibration

Also Published As

Publication number Publication date
BR112022002601A2 (pt) 2022-05-03
EP4018609A1 (en) 2022-06-29
JP2022536203A (ja) 2022-08-12
KR20220025226A (ko) 2022-03-03
US20210058280A1 (en) 2021-02-25
TW202127842A (zh) 2021-07-16
US11108604B2 (en) 2021-08-31
TWI766333B (zh) 2022-06-01
CN114258537B (zh) 2023-03-28
WO2021034503A1 (en) 2021-02-25
JP7179223B2 (ja) 2022-11-28
CN114258537A (zh) 2022-03-29

Similar Documents

Publication Publication Date Title
KR102373324B1 (ko) 멀티페이즈 및 진폭 인코딩 송신기들을 위한 드라이버 아키텍처
KR102652302B1 (ko) 다상 다중 레벨 인코딩을 위한 클록 및 데이터 복구
US20150043358A1 (en) Run-length detection and correction
KR102432168B1 (ko) C-phy 하프-레이트 와이어 상태 인코더 및 디코더
JP2018526889A (ja) ２つの集積回路デバイス間での３ワイヤ通信リンクにおける３相信号スワップへの適合のための方法、装置、および記憶媒体
TWI691168B (zh) C-phy接收器均衡
KR101688377B1 (ko) 다중 와이어 데이터 신호들에 대한 클록 복원 회로
US20190215137A1 (en) Simplified c-phy high-speed reverse mode
TWI822732B (zh) 獨立配對的3相眼圖取樣電路
KR102420905B1 (ko) 차세대 c-phy 인터페이스들을 위한 개방-루프, 초고속, 하프-레이트 클록 및 데이터 복구
KR20230132481A (ko) 고유 하프-레이트 동작으로의 c-phy 데이터-트리거된에지 생성
KR20240064650A (ko) 자체-조절형 공통 모드 서보 루프가 있는 c-phy 수신기
TW202147138A (zh) 在ｃ－ｐｈｙ介面中的單位間隔訊號干擾改進

Legal Events

Date Code Title Description
A201 Request for examination
A302 Request for accelerated examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant