KR101905942B1 - Bonding wire - Google Patents

Bonding wire Download PDF

Info

Publication number
KR101905942B1
KR101905942B1 KR1020157014935A KR20157014935A KR101905942B1 KR 101905942 B1 KR101905942 B1 KR 101905942B1 KR 1020157014935 A KR1020157014935 A KR 1020157014935A KR 20157014935 A KR20157014935 A KR 20157014935A KR 101905942 B1 KR101905942 B1 KR 101905942B1
Authority
KR
South Korea
Prior art keywords
wire
bonding
tensile strength
evaluation
electrode
Prior art date
Application number
KR1020157014935A
Other languages
Korean (ko)
Other versions
KR20150082518A (en
Inventor
츠요시 하세가와
유지 구로사키
Original Assignee
타츠타 전선 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 타츠타 전선 주식회사 filed Critical 타츠타 전선 주식회사
Publication of KR20150082518A publication Critical patent/KR20150082518A/en
Application granted granted Critical
Publication of KR101905942B1 publication Critical patent/KR101905942B1/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • CCHEMISTRY; METALLURGY
    • C22METALLURGY; FERROUS OR NON-FERROUS ALLOYS; TREATMENT OF ALLOYS OR NON-FERROUS METALS
    • C22CALLOYS
    • C22C5/00Alloys based on noble metals
    • C22C5/06Alloys based on silver
    • CCHEMISTRY; METALLURGY
    • C22METALLURGY; FERROUS OR NON-FERROUS ALLOYS; TREATMENT OF ALLOYS OR NON-FERROUS METALS
    • C22FCHANGING THE PHYSICAL STRUCTURE OF NON-FERROUS METALS AND NON-FERROUS ALLOYS
    • C22F1/00Changing the physical structure of non-ferrous metals or alloys by heat treatment or by hot or cold working
    • CCHEMISTRY; METALLURGY
    • C22METALLURGY; FERROUS OR NON-FERROUS ALLOYS; TREATMENT OF ALLOYS OR NON-FERROUS METALS
    • C22FCHANGING THE PHYSICAL STRUCTURE OF NON-FERROUS METALS AND NON-FERROUS ALLOYS
    • C22F1/00Changing the physical structure of non-ferrous metals or alloys by heat treatment or by hot or cold working
    • C22F1/14Changing the physical structure of non-ferrous metals or alloys by heat treatment or by hot or cold working of noble metals or alloys based thereon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/43Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05075Plural internal layers
    • H01L2224/0508Plural internal layers being stacked
    • H01L2224/05082Two-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05164Palladium [Pd] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/43Manufacturing methods
    • H01L2224/432Mechanical processes
    • H01L2224/4321Pulling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/43Manufacturing methods
    • H01L2224/438Post-treatment of the connector
    • H01L2224/43848Thermal treatments, e.g. annealing, controlled cooling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49107Connecting at different heights on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009Pre-treatment of the connector or the bonding area
    • H01L2224/8503Reshaping, e.g. forming the ball or the wedge of the wire connector
    • H01L2224/85035Reshaping, e.g. forming the ball or the wedge of the wire connector by heating means, e.g. "free-air-ball"
    • H01L2224/85045Reshaping, e.g. forming the ball or the wedge of the wire connector by heating means, e.g. "free-air-ball" using a corona discharge, e.g. electronic flame off [EFO]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85053Bonding environment
    • H01L2224/85054Composition of the atmosphere
    • H01L2224/85075Composition of the atmosphere being inert
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518Translational movements
    • H01L2224/85181Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

Ni/Pd/Au 피복 전극 (a) 또는 Au 피복 전극 (a)과의 접합성이 좋고, 내열충격성이 우수하며, 금 본딩 와이어 보다 염가의 본딩용 와이어로 한다. 볼 본딩법에 따라 접속하기 위한 본딩용 와이어(W)로서, Pd, Au로부터 선택되는 1종 이상의 원소를 합계로 1.0중량% 이상, 4.0중량% 이하, Ca, Y, La, Sm, Ce으로부터 선택되는 1종 이상의 원소를 합계로 20중량ppm 이상, 500중량ppm 이하 포함하며, 잔부가 Ag 및 불가피 불순물로 이루어지고, 상온에서의 인장 강도가 18~32kgf/mm2, 250℃ 로 중에서의 인장 강도가 14kgf/mm2 이상이다. 이 구성이라면, 연속 본딩성, 열 사이클 시험, 1st 접합부 직하의 칩 손상의 평가, 전기 저항, 수지 봉지시의 와이어 플로우(wire flow)의 평가, 와이어의 내황화성(sulfidation resistance)의 각 평가에 있어서, 실용상 문제가 없게 된다.The bonding wire has good bonding properties to the Ni / Pd / Au coated electrode (a) or the Au coated electrode (a), has excellent thermal shock resistance, and is less expensive than gold bonding wire. At least one element selected from the group consisting of Pd and Au in a total amount of not less than 1.0 wt% and not more than 4.0 wt% selected from Ca, Y, La, Sm, and Ce as a bonding wire (W) And the balance of Ag and unavoidable impurities, and having a tensile strength at room temperature of 18 to 32 kgf / mm 2 and a tensile strength at 250 캜 Is 14 kgf / mm 2 or more. With this configuration, in the evaluation of the continuous bonding property, the thermal cycle test, the evaluation of the chip damage directly under the first bonding portion, the evaluation of the electrical resistance, the wire flow during resin sealing, and the sulfidation resistance of the wire , There is no practical problem.

Description

본딩용 와이어{BONDING WIRE}[0001] BONDING WIRE [0002]

본 발명은, 파워 IC, LSI, 트랜지스터, BGA(Ball Grid Array package), QFN(Quad Flat Non lead package), LED(발광 다이오드) 등의 반도체 패키지에 있어서의 반도체소자 상의 니켈·팔라듐·금(Ni/Pd/Au) 피복 전극 또는 Au 피복 전극과, 리드 프레임, 세라믹 기판, 프린트 기판 등의 회로 배선 기판의 도체 배선을 볼 본딩법에 따라 접속하기 위한 본딩용 와이어에 관한 것이다.The present invention relates to a nickel-palladium-gold (Ni) film on a semiconductor device in a semiconductor package such as a power IC, an LSI, a transistor, a ball grid array package (BGA), a quad flat non lead package (QFN) / Pd / Au) coated electrode or an Au coated electrode, and a conductor wire of a circuit board such as a lead frame, a ceramic board, and a printed board by a ball bonding method.

상기 BGA 등의 반도체 패키지는, 예를 들면, 도 1에 나타낸 바와 같이, 배선판(1) 상에 땜납 볼(2)을 통해서 패키지 기판(3)을 마련하고, 또한 그 패키지 기판(3)에 다이 본딩재(4)를 통해서 반도체소자(칩)(5)를 마련하며, 그 반도체소자(5)를 봉지재(6)에 의해서 봉지한 구조이다. 이 반도체 패키지에 있어서의 반도체소자(5)의 전극 a와 패키지 기판(3)의 도체 배선(단자) c와의 전기 접속은, 상기 볼 본딩법에 따라 행해진다.1, a package substrate 3 is provided on a wiring board 1 with a solder ball 2 therebetween, and the package substrate 3 is provided with a die A semiconductor element (chip) 5 is provided through a bonding material 4 and the semiconductor element 5 is sealed with a sealing material 6. [ Electrical connection between the electrode a of the semiconductor element 5 and the conductor wiring (terminal) c of the package substrate 3 in this semiconductor package is performed according to the ball bonding method described above.

또한, 상기 반도체소자의 하나인 LED의 패키지에 있어서는, 예를 들면, 도 2에 나타낸 바와 같이, 케이스 힛싱크(11)에 다이 본딩재(12)를 통해서 LED(13)를 마련하고, 형광체 e를 혼합한 봉지재(14)에 의해서 LED(13)를 봉지한 구조이다. 이 패키지에 있어서의 LED(13)의 전극 a와 케이스 전극(15)의 도체 배선(단자) c와의 전기 접속은, BGA 등의 반도체 패키지와 동일하게 상기 볼 본딩법에 따라 행해진다. 도면 중, 16은 수지제 케이스 보디이다.2, the LED 13 is provided on the case heat sink 11 through the die bonding material 12, and the LED 13 is mounted on the phosphor body e (see FIG. 2) And the LED 13 is sealed with the encapsulant 14 in which the LEDs 13 are mixed. The electrical connection between the electrode a of the LED 13 and the conductor wiring (terminal) c of the case electrode 15 in this package is performed according to the ball bonding method in the same manner as the semiconductor package such as the BGA. In the figure, reference numeral 16 denotes a resin case body.

이들 볼 본딩법에 따르는 접속 방법은, 도 3(a)~(h)에 나타내는 태양이 일반적이고, 동일 도면 (a)에 나타내는, 와이어 W가 캐필러리(10a)에 삽통되어 그 선단에 볼(FAB: Free Air Ball) b가 형성된 상태로부터, 클램프(10b)가 열리고, 캐필러리(10a)가 집적회로 소자 상의 전극 a로 향해 강하한다. 이때, 볼(FAB) b는 캐필러리(10a)내에 포착된다.3 (a) to 3 (h) are typical, and the wire W is inserted into the capillary 10a shown in the same figure (a) The clamp 10b is opened and the capillary 10a descends toward the electrode a on the integrated circuit element from the state where the free air ball (FAB) b is formed. At this time, the ball (FAB) b is captured in the capillary 10a.

타겟인 전극 a에 용융 볼 b가 접촉하면(캐필러리(10a)가 전극 a에 이르면) 캐필러리(10a)가 용융 볼 b를 그립하여, 용융 볼 b에 열·하중·초음파를 부여하고, 그에 따라 용융 볼 b가 압착되어(압착 볼 b'이 되어) 전극 a와 고상 접합되며 1st 본드가 형성되어 전극 a와 접착한다(1st 접합, 도 3(b)).When the molten ball b contacts the target electrode a (the capillary 10a reaches the electrode a), the capillary 10a grips the molten ball b to apply heat, load, and ultrasonic waves to the molten ball b , So that the molten ball b is pressed (pressed ball b ') and solid-phase bonded to the electrode a, and a first bond is formed and bonded to the electrode a (1st joint, Fig. 3 (b)).

1st 본드가 형성되면, 캐필러리(10a)는, 일정 높이까지 상승한 후(동일 도면(c)), 도체 배선 c의 바로 위까지 이동한다(동일 도면(d)~(e)). 이때, 안정된 루프를 형성하기 위해, 캐필러리(10a)에 특수한 움직임을 시켜 와이어 W에 「버릇」을 들이는 동작을 하는 경우가 있다(동일 도면(d)의 쇄선에서 실선 참조).After the first bond is formed, the capillary 10a is lifted up to a predetermined height (Fig. (C)), and then moved to just above the conductor wiring c (Figs. At this time, in order to form a stable loop, there is a case where the capillary 10a is made to perform a special movement to put a "habit" on the wire W (refer to the solid line in the dashed line in the same drawing (d)).

도체 배선 c의 바로 위에 이른 캐필러리(10a)는, 도체 배선 c를 향해 강하하고, 와이어 W를 도체 배선(2nd 타겟) c에 압착한다(동일 도면(e)~(f)). 이와 동시에, 그 압착 부위에 열·하중·초음파를 부여하여 그에 따라 와이어 W를 변형시키고, 와이어 W를 도체 배선 c 상에 접합시키기 위한 스티치 본드와 다음 단계에서 테일을 확보하는 테일 본드를 형성한다(2nd 접합, 동일 도면(f)).The capillary 10a immediately above the conductor wire c drops toward the conductor wire c and presses the wire W onto the conductor wire (second target) c (Figs. (E) to (f)). At the same time, heat, load, and ultrasonic waves are applied to the pressed portion to deform the wire W, thereby forming a stitch bond for bonding the wire W to the conductor wiring c and a tail bond for securing the tail in the next step 2nd joint, the same drawing (f)).

그 두 본드를 형성한 후, 캐필러리(10a)는 와이어 W를 남긴 채로 상승하고, 캐필러리(10a)의 선단에 일정한 길이의 테일을 확보한 후, 클램프(10b)를 닫고(와이어 W를 잡고), 테일 본드의 부분으로부터 와이어 W를 당겨 뜯는다(동일 도면(g)).After the two bonds are formed, the capillary 10a is lifted while leaving the wire W to secure a certain length of tail at the tip of the capillary 10a, and then the clamp 10b is closed And pulls the wire W from the portion of the tail bond (FIG. 7 (g)).

캐필러리(10a)는, 필요한 높이까지 상승하면 정지하고, 그 캐필러리(10a)의 선단에 확보된 와이어 W의 선단 부분에, 방전봉 g를 갖고 고전압을 걸어 방전하여(스파크하여), 그 열로 와이어 W를 녹이고, 이 녹은 와이어 소재는 표면 장력에 의해서 구상에 가까운 용융 볼 b가 되어 굳어진다(동일 도면(h)).The capillary 10a stops when the capillary 10a rises to a required height and discharges (sparks) by applying a high voltage to the tip portion of the wire W secured at the tip of the capillary 10a with the discharge rod g, The wire W is melted with the heat, and the melted wire material becomes a melting ball b which is spherical near the surface due to the surface tension (FIG.

이상의 작용으로 1 사이클이 종료하고, 이후, 동일한 작용에 의해서, 전극 a와 도체 배선 c와의 볼 본딩법에 따른 접속이 이루어진다.The above operation completes one cycle. Thereafter, the connection is made according to the ball bonding method between the electrode a and the conductor wiring c by the same operation.

이 볼 본딩법으로 사용되는 본딩 선(와이어) W의 재질로서는, 4N(순도: 99.99중량% 이상) ~ 2N의 금이 사용되고 있다. 이와 같이 금이 다용되는 것은 금 볼 b의 형상이 정확한 구형이 됨과 함께, 형성되는 금 볼 b의 경도가 적절하며, 접합시의 하중, 초음파에 의해서 칩(5)을 손상하는 일이 없고, 확실한 접합을 할 수 있어 그 신뢰성이 높기 때문이다.As the material of the bonding wire (wire) W used in the ball bonding method, 4N (purity: 99.99 wt% or more) to 2N of gold is used. The reason why the gold balls are used in such a manner is that the shape of the gold balls b becomes an accurate sphere and that the hardness of the gold balls b formed is appropriate and that the chip 5 is not damaged by the load at the time of bonding and ultrasonic waves, Since bonding can be performed, reliability is high.

한편, BGA 등의 반도체 패키지에 있어서는, 금 본딩 와이어 W는 고가이기 때문에, 염가의 구리(Cu) 본딩 와이어로의 치환도 이루어지고 있다. 또한, 그 구리 본딩 와이어 표면에 팔라듐(Pd) 등을 피복함으로써, 구리 본딩 와이어에서 과제가 되는 2nd 접합성을 높이고, 생산성을 개선한 Pd 표면 피복 구리 본딩 와이어가 개발되어 일부에서는 사용되고 있다(하기 특허문헌 1). 또한, 은(Ag) 본딩 와이어에 대해서도 개발되어 일부에서는 사용되고 있다.(하기 특허문헌 2, 3, 4)On the other hand, in a semiconductor package such as a BGA, since the gold bonding wire W is expensive, replacement with an inexpensive copper (Cu) bonding wire is also performed. In addition, a Pd surface-coated copper bonding wire has been developed which is improved in productivity by improving the second bonding property, which is a problem in copper bonding wires, by coating palladium (Pd) or the like on the surface of the copper bonding wire One). Also, silver (Ag) bonding wires have been developed and used in some cases (see Patent Documents 2, 3 and 4 below).

일본 특개 2007-123597호 공보Japanese Patent Application Laid-Open No. 2007-123597 일본 특개 소57-194232호 공보Japanese Unexamined Patent Publication No. 57-194232 일본 특개 소58-6948호 공보Japanese Patent Laid-Open Publication No. 58-6948 일본 특개 평11-288962호 공보Japanese Patent Application Laid-Open No. 11-288962

금 본딩 와이어는 고가이다. 그 대체재인 구리 본딩 와이어는 염가이지만, 금 본딩 와이어에 비해 FAB가 딱딱하여, 전극 a의 칩이 취약하다면 칩 데미지 발생의 우려가 높아진다. 또한, 금 본딩 와이어에 비해 2nd 접합성이 나쁘고, 연속 본딩성에 문제가 있다.The gold bonding wire is expensive. The copper bonding wire, which is a substitute thereof, is inexpensive, but the FAB is harder than the gold bonding wire, and if the chip of the electrode a is weak, the risk of chip damage is increased. In addition, the 2nd bonding property is worse than the gold bonding wire, and there is a problem in the continuous bonding property.

Pd 표면 피복 구리 본딩 와이어는, 구리 본딩 와이어에 비해 2nd 접합성이 좋고, 연속 본딩성이 좋지만, FAB가 구리 본딩 와이어 보다도 더 딱딱해지기 때문에, 칩 데미지 발생의 문제가 있다.The Pd surface-coated copper bonding wire has a good 2nd bonding property and a good continuous bonding property as compared with the copper bonding wire. However, since the FAB is harder than the copper bonding wire, there is a problem of chip damage.

또한, 종래, BGA 등의 반도체 패키지의 전극 a에는 Al 합금(Al-Si-Cu 등) 패드가 이용되고 있었지만, 고온 신뢰성, 예를 들면 150℃ 이상에서의 신뢰성이 요구되는 차재(車載) 등의 용도에서는 Ni/Pd/Au(니켈/팔라듐/금) 피복한 전극 a가 검토되고 있다. 또한, 취약한 칩(5)에 대한 데미지 저감의 필요도 있다.Conventionally, an Al alloy (Al-Si-Cu, etc.) pad has been used for the electrode a of a semiconductor package such as a BGA. However, a pad having a high temperature reliability, for example, The electrode a coated with Ni / Pd / Au (nickel / palladium / gold) is being studied. In addition, it is also necessary to reduce the damage to the vulnerable chip 5.

이러한 Ni/Pd/Au 피복 전극 a에 대해, 상기 Pd 표면 피복 구리 본딩 와이어는 접합하기 어렵다고 하는 문제가 있으며, 구리 본딩 와이어는, 취약한 칩(5)에 대해서 데미지를 주지 않으려는 조건으로 본딩하려고 하면, 충분한 접합을 할 수 없다고 하는 문제가 있다.The Pd surface-coated copper bonding wire is difficult to bond to the Ni / Pd / Au coated electrode a. When the copper bonding wire is bonded under the condition that the chip 5 is not damaged, , There is a problem that sufficient bonding can not be performed.

또한, 종래, LED 패키지에 있어서는 Au 피복한 전극 a의 LED(13)가 이용되며, 전극 a와의 접속에는 금 본딩 와이어가 이용되고 있다. 이 금을 이용한 조합에서는 비용 절감을 할 수 없기 때문에, LED(13) 용으로도 염가의 본딩 와이어가 요구되고 있다. 그러나, 구리 본딩 와이어는 연속 본딩성에 어려움이 있으며, Pd 표면 피복 구리 본딩 와이어에서는 FAB가 딱딱해지기 때문에, 칩 데미지가 발생할 우려가 있다. 또한, 구리 본딩 와이어 또는 Pd 표면 피복 구리 본딩 와이어를 이용하면, 본딩 와이어 자체의 반사율이 낮기 때문에, 와이어 부분이 그림자가 된다는 점에서 LED(13)의 종류에 따라서는 LED(13) 그 자체의 휘도를 저하시키는 경우도 있다.In the conventional LED package, the LED 13 of the electrode a coated with Au is used, and a gold bonding wire is used for connection to the electrode a. Inexpensive bonding wires are also required for the LED 13 because cost can not be reduced in the combination using this gold. However, the copper bonding wire has difficulty in continuous bonding, and since the FAB is hardened on the Pd surface-coated copper bonding wire, chip damage may occur. In addition, when the copper bonding wire or the Pd surface-coated copper bonding wire is used, since the reflectivity of the bonding wire itself is low, the wire portion becomes a shadow, and depending on the type of the LED 13, In some cases.

또한, 종래의 은 본딩 와이어에서는, 볼 b를 형성할 때에 질소(N2) 가스를 불어 넣어 불활성 분위기에서 방전하는 것이 일반적이다. 이에 대해, 특허문헌 2, 3에, Ag(은)에 Al(알루미늄) 혹은 Mg(망간)를 첨가함으로써, N2 가스를 불어 넣지 않고, 대기 중에서 방전해도 형상이 좋은 볼 b를 얻을 수 있다는 점이 기재되어 있다.Further, in the conventional silver bonding wire, nitrogen (N 2 ) gas is blown in forming the balls b, and it is generally discharged in an inert atmosphere. On the other hand, in Patent Documents 2 and 3, by adding Al (aluminum) or Mg (manganese) to Ag (silver), N 2 It is described that a ball b having a good shape can be obtained even when discharged in air without blowing gas.

그러나, 근래, BGA의 반도체 패키지에서는, 전극 a가 작아지고, 또한, 전극 a끼리의 거리도 가깝게 되어 있으므로, 보다 안정된 진구(眞球)상의 볼 b를 얻을 필요가 있기 때문에, 은 본딩 와이어에 있어서도, 일반적인 N2 가스를 불어 넣어 방전하는 것이 바람직하게 되고 있다. 이 N2 가스를 불어 넣어 방전했을 경우, 주위로부터의 산소의 침입은 막을 수 있지만, 와이어 선단이 용융했을 때에 와이어 표면의 산화은으로부터 상기 첨가한 Al 혹은 Mg가 산소를 빼앗아, Al2O3 혹은 MgO가 생긴다. 이때, Al 혹은 Mg를 다량으로 함유하고 있으면, 이 Al2O3 혹은 MgO가 볼 b 표면에 대량으로 생성해 버려, 전극 a와의 접합 시에 경질인 Al2O3 혹은 MgO가 전극 a를 손상하는 문제가 있다.In recent years, however, in the semiconductor package of the BGA, since the electrode a is made smaller and the distance between the electrodes a is also close to each other, it is necessary to obtain a more stable spherical ball b, , Common N 2 It is preferable to discharge gas by blowing gas. This N 2 When the gas is blown and discharged, oxygen can be prevented from entering from the surroundings. However, when the tip of the wire melts, Al or Mg removes oxygen from the silver oxide on the wire surface to generate Al 2 O 3 or MgO. At this time, if Al or Mg is contained in a large amount, the Al 2 O 3 or MgO is generated on the surface of the ball b in large quantities, and hard Al 2 O 3 or MgO damages the electrode a when bonded to the electrode a there is a problem.

마찬가지로, 특허문헌 4에 와이어 강도나 내열성을 향상시키기 위해서, Ca(칼슘), Sr(스트론튬), Y(이트륨), La(란탄), Ce(세륨), Eu(유로퓸), Be(베릴륨), Ge(게르마늄), In(인듐), Sn(주석) 등의 원소를 첨가하는 것이 기재되어 있지만, 이들 원소에 대해서는 다량으로 첨가하면, 볼 b의 경도가 올라 전극 a를 손상하는 문제가 있다.Likewise, Patent Document 4 discloses that Ca (calcium), Sr (strontium), Y (yttrium), La (lanthanum), Ce (cerium), Eu (europium), Be (beryllium) (Germanium), indium (indium), and tin (tin) are added. However, when these elements are added in a large amount, there is a problem that the hardness of the ball b increases and the electrode a is damaged.

또한, 특허문헌 4에는 와이어의 접합 신뢰성을 높이기 위해서, Pt(백금), Pd, Cu, Ru(루테늄), Os(오스뮴), Rh(로듐), Ir(이리듐), Au를 첨가하는 것이 기재되어 있다. 그러나, 이러한 원소를 다량으로 첨가하면, 와이어 자체의 전기 저항이 올라, 본딩 와이어 W로서의 성능을 해치는 문제가 생긴다. 즉, 상술한 대로 BGA 등의 반도체 패키지에서는, 전극 a는 보다 작고, 그 전극 a간의 거리도 보다 가깝게 되어 있기 때문에, 1st 접합부를 작게 하는 것이 요구되고 있다. 그러기 위해서는, 본딩 와이어의 직경을 작게 할 필요가 있지만, 와이어의 전기 저항이 높아지면, 와이어의 직경을 작게 할 수 없게 되는 문제가 있다. 또한, LED(13)에 있어서는, 휘도를 올리기 위해서 동작전류가 높아지고 있지만, 와이어의 전기 저항이 높으면 발열의 문제가 생겨 봉지 수지의 수명을 줄이는 결함이 생긴다.Patent Document 4 discloses that Pt (platinum), Pd, Cu, Ru (ruthenium), Os (osmium), Rh (rhodium), Ir (iridium) and Au are added in order to improve the bonding reliability of the wires have. However, when a large amount of such an element is added, the electrical resistance of the wire itself increases, and the performance as the bonding wire W is deteriorated. That is, as described above, in the semiconductor package such as the BGA, the electrode a is smaller and the distance between the electrodes a is made closer to each other. Therefore, it is required to reduce the size of the first junction. For this purpose, it is necessary to reduce the diameter of the bonding wire. However, if the electrical resistance of the wire increases, there is a problem that the diameter of the wire can not be reduced. In the LED 13, the operating current is increased to raise the luminance. However, when the electrical resistance of the wire is high, there is a problem of heat generation and a defect that reduces the life of the sealing resin occurs.

아울러, 요즘, 차재 용도를 중심으로 하여, 반도체 패키지의 신뢰성 평가의 기준은 어려워지고 있으며, 특히 저온·고온 유지를 반복하는 내열충격성에 대해서는 그 요구가 높아져 오거나 하고 있다.In recent years, standards for evaluating the reliability of semiconductor packages have become more difficult, especially for vehicle applications, and the demand for thermal shock resistance, which is repeatedly maintained at a low temperature and a high temperature, has been increasing.

상기의 은 와이어를 이용해 쌓아 올린 반도체 패키지를 보다 정밀한 열 사이클 시험을 실시하면, 기판의 휨이나 수지의 팽창 수축의 영향으로 와이어가 파단하는 경우가 있었다.When the semiconductor package stacked using the above silver wire is subjected to a more precise heat cycle test, the wire may be broken due to the bending of the substrate or the expansion and contraction of the resin.

또한, 금 본딩 와이어와 Ni/Pd/Au 피복 전극 a 또는 Au 피복 전극 a와의 접합이면, 높은 내열충격성은 얻을 수 있지만, 재료비가 고가로 된다고 하는 문제가 있다.In addition, when the gold bonding wire and the Ni / Pd / Au covered electrode a or the Au covered electrode a are bonded to each other, a high thermal shock resistance can be obtained, but the material cost becomes high.

본 발명은, 이상의 실상 아래, Ni/Pd/Au 피복 전극 a 또는 Au 피복 전극 a와의 접합성이 좋고, 내열충격성이 우수하며, 금 본딩 와이어보다 염가의 본딩용 와이어로 하는 것을 과제로 한다.An object of the present invention is to provide a bonding wire which is good in bonding property to the Ni / Pd / Au coated electrode a or the Au coated electrode a under the above-described actual state, has excellent thermal shock resistance, and is cheaper than the gold bonding wire.

상기 과제를 달성하기 위하여, 본 발명은, 반도체소자의 Ni/Pd/Au 피복 전극 또는 Au 피복 전극과 회로 배선 기판의 도체 배선을 볼 본딩법에 따라 접속하기 위한 본딩용 와이어에 있어서, Pd, Au로부터 선택되는 1종 이상의 원소를 합계로 1.0중량% 이상, 4.0중량% 이하, Ca, 희토류 원소로부터 선택되는 1종 이상의 원소를 합계로 20중량ppm 이상, 500중량ppm 이하 포함하고, 잔부가 Ag 및 불가피 불순물로 이루어지며, 그 와이어(W)의 상온에서의 인장 강도가 18kgf/mm2 이상 32kgf/mm2 이하, 바람직하게는 18kgf/mm2 이상 25kgf/mm2 이하로 하고, 와이어를 250℃ 로(furnace) 중에서 인장 시험을 실시하는 고온 인장 시험에서의 인장 강도가 14kgf/mm2 이상, 보다 바람직하게는 15kgf/mm2 이상으로 하였다. 이때, 그 250℃ 로 중의 고온 인장 시험은, 와이어를 250℃에서 20초간 가열한 후, 그대로 250℃에서 행하는 것이 바람직하다.In order to achieve the above object, the present invention provides a bonding wire for connecting a Ni / Pd / Au covered electrode of a semiconductor element or a conductor wire of an Au coated electrode and a circuit wiring substrate by a ball bonding method, At least one element selected from the group consisting of Ca and rare earth elements in a total amount of not less than 20 ppm by weight and not more than 500 ppm by weight, inevitably consists of impurities, the tensile strength at room temperature of the wire (W) and less than 18kgf / mm 2 at least 32kgf / mm 2, preferably at most 18kgf / mm 2 at least 25kgf / mm 2, the wire 250 ℃ (furnace) from the tensile strength at a high temperature tensile test, a tensile test was conducted to 14kgf / mm 2, more preferably at least 15kgf / mm 2. At this time, in the high-temperature tensile test at 250 占 폚, it is preferable that the wire is heated at 250 占 폚 for 20 seconds and then at 250 占 폚.

Ag를 주체로 하는 본딩 와이어는, Au를 주체로 하는 본딩 와이어에 비하면, 염가의 것으로 할 수 있다.The bonding wire mainly composed of Ag is inexpensive as compared with a bonding wire mainly composed of Au.

덧붙여서, Ag를 주체로 하는 본딩 와이어는, Ni/Pd/Au 피복 전극 또는 Au 피복 전극과의 접합 개소의 내식성은 높지만, Al 전극과의 접합 개소는 내식성이 낮다.Incidentally, the bonding wire mainly composed of Ag has high corrosion resistance at the joint portion with the Ni / Pd / Au coated electrode or the Au coated electrode, but the joint portion with the Al electrode has low corrosion resistance.

Pd, Au로부터 선택되는 1종 이상의 원소는, 내식성 및 양호한 전기 특성을 얻기 위해서 첨가한다. Pd, Au로부터 선택되는 1종 이상의 원소가 1.0중량% 미만이면, 와이어의 내황화성이 문제가 되는 경우가 있으며, 대기 중 혹은 봉지 수지 중에 황화를 촉진하는 물질(황화수소 등)이 존재하면 와이어 표면에 황화은이 생성 함으로써, 접속부의 신뢰성이 저하한다.Pd, and Au is added to obtain corrosion resistance and good electrical characteristics. If at least one element selected from Pd and Au is less than 1.0% by weight, the sulfidization resistance of the wire becomes a problem. In the presence of a substance (such as hydrogen sulfide) promoting sulfuration in the atmosphere or in the encapsulating resin, By the generation of silver sulfide, the reliability of the connection part deteriorates.

한편, 4.0중량%를 넘은 양을 첨가하면, 와이어의 전기 저항이 너무 높아 지기 때문에, 와이어의 직경을 작게 하는 것이 어렵게 된다.On the other hand, if an amount exceeding 4.0 wt% is added, the electrical resistance of the wire becomes too high, so that it becomes difficult to reduce the diameter of the wire.

Ca, 희토류 원소로부터 선택되는 1종 이상의 원소는, 와이어 강도나 내열성을 향상시키기 위해서 첨가하지만, 20중량ppm 미만이면, 그 와이어의 내열성이 낮아져 실용상의 문제가 생긴다. 또한, 500중량ppm를 넘어 첨가하면, 볼 b의 경도가 높아져 1st 접합시에 전극 a가 손상한다. 따라서, Ca, 희토류 원소로부터 선택되는 1종 이상의 원소의 합계 첨가량은 20중량ppm 이상 500중량ppm 이하로 한다. 또한, 보다 바람직하게는 20중량ppm 이상 100중량ppm 이하이며, 이 범위이면, 와이어의 내열성이 높고, 1st 접합시의 전극 a의 손상의 정도도 보다 낮게 억제할 수 있다. 여기에서, 희토류 원소는 입수성에 어려움이 있기 때문에, Ca의 첨가가 가장 바람직하다.Ca and a rare earth element are added to improve wire strength and heat resistance, but when it is less than 20 ppm by weight, the heat resistance of the wire is lowered, resulting in practical problems. In addition, if it is added in an amount exceeding 500 ppm by weight, the hardness of the ball b becomes high, and the electrode a is damaged at the time of the first bonding. Therefore, the total addition amount of at least one element selected from Ca and rare earth elements is 20 wt ppm or more and 500 wt ppm or less. More preferably, it is 20 ppm by weight or more and 100 ppm by weight or less, and if it is within this range, the heat resistance of the wire is high and the degree of damage of the electrode a at the time of the first bonding can be suppressed to be lower. Here, Ca is the most preferable because rare earth elements are difficult to obtain.

이 와이어 W의 선지름은 본딩 와이어로서 사용할 수 있으면 임의이지만, 예를 들면, 12㎛ 이상 50.8㎛ 이하로 한다. 50.8㎛ 이하로 하면 용융 볼 b를 보다 작게 할 수 있으며, 12㎛ 미만이라면, 본딩 전에 오퍼레이터가 와이어 W를 캐필러리(10a)에 관통하는 것이 곤란하게 되어 작업성이 나빠지는데다, 공기압에 의해 와이어에 충분한 장력을 걸 수 없게 되어 루프 제어가 곤란하게 될 우려가 있다.The wire diameter of the wire W is arbitrary as long as it can be used as a bonding wire, but is set to be, for example, 12 占 퐉 or more and 50.8 占 퐉 or less. If the thickness is less than 50.8 占 퐉, the molten ball b can be made smaller. If it is less than 12 占 퐉, it is difficult for the operator to penetrate the wire W into the capillary 10a before bonding, There is a fear that sufficient tension can not be applied to the wire, and loop control becomes difficult.

상술의 본딩 와이어 W의 제조 방법에는 다양한 것을 채용할 수 있지만, 예를 들면, 순도 99.99중량% 이상의 Ag에 Pd, Au로부터 선택되는 1종 이상의 원소를 1.0~4.0중량%, Ca, 희토류로부터 선택되는 1종 이상의 원소를 합계로 20~500중량ppm 첨가하고, 연속 주조법으로 큰 선지름의 상기 화학 조성의 로드(rod)를 제작하여, 선지름 50.8㎛ 이하까지 다이스에 차례로 관통시켜 감으로써, 소정의 선지름으로 신선(伸線) 한다. 그 후, 와이어 W에 조질열(調質熱) 처리를 실시한다.For example, Pd in an Ag of 99.99 wt% or more in purity, 1.0 to 4.0 wt% of at least one element selected from Au, Ca, a rare earth element selected from rare earth elements 20 to 500 ppm by weight in total of one or more kinds of elements are added, rods of the above chemical composition having a large line diameter are prepared by a continuous casting method, and the rods are sequentially passed through the dies up to a line diameter of 50.8 탆 or less, Draw wire by wire diameter. Thereafter, the wire W is subjected to a crude heat treatment (refining heat treatment).

상기 조질열 처리는, 소정의 선지름까지 신선을 실시하여 릴에 감겨진 와이어 W를, 되감아 관 모양의 열처리 로 중에 주행시키고, 다시 권취 릴에 감아서 연속 열처리를 실시한다. 관 모양의 열처리 로 중에는 N2 가스 혹은 N2에 미량의 수소를 혼합시킨 가스를 흘린다. 또한, 상기 로 온도는 350℃ 이상 600℃ 이하로서, 와이어 주행 속도는 30~90m/분으로 열처리를 실시한다. 이때, 예를 들면, 로 길이: 50cm이면, 와이어 주행 속도: 30~90m/분의 경우, 조질열 처리 시간은 0.33~1초가 된다.In the crude-phase heat treatment, the wire W wound on the reel is drawn to a predetermined wire diameter, and the wire W is rewound to travel in a tubular heat treatment furnace, and is wound on a take-up reel to perform continuous heat treatment. Among the tubular heat treatment furnaces, N 2 Gas or gas mixed with N 2 and a trace amount of hydrogen is flowed. The furnace temperature is 350 ° C or higher and 600 ° C or lower, and the wire traveling speed is 30-90m / min. At this time, for example, when the furnace length is 50 cm and the wire traveling speed is 30 to 90 m / min, the crude heat treatment time is 0.33 to 1 second.

본딩 와이어 W의 「상온 인장 강도」는, 15~25℃의 실온 중에서 길이 100mm의 시료를 인장 시험하고, 와이어 W의 파단한 하중을 단면적으로 나눈 값을 나타낸다.The "room temperature tensile strength" of the bonding wire W represents a value obtained by tensile test of a sample having a length of 100 mm at room temperature of 15 to 25 ° C and dividing the fracture load of the wire W by the cross sectional area.

또한, 본딩 와이어 W의 「고온 인장 강도」는 길이 100mm의 시료를 250℃의 로 중에서 가열하고, 그 후 250℃의 로 중에서 인장 시험하여, 와이어 W의 파단한 하중을 단면적으로 나눈 값을 나타낸다.The " high-temperature tensile strength " of the bonding wire W shows a value obtained by heating a sample having a length of 100 mm in a furnace at 250 DEG C, and then tensile testing in a furnace at 250 DEG C and dividing the fracture load of the wire W by the cross-

여기에서, 상온 인장 강도가 18kgf/mm2 미만이면 와이어 강도가 부족하고, 와이어 본딩 후의 수지 봉지 시에 유입해 온 수지에 의해서 와이어 루프가 변형하는 와이어 플로우가 발생한다. 또한, 32kgf/mm2를 넘으면, 2nd 접합성이 나빠져, 머신 스톱의 원인이 된다. 보다 바람직하게는, 25kgf/mm2 이하이면, 2nd 접합성이 높으며, 스테이지 온도가 150℃와 같은 저온 설정에서도 안정적인 생산이 가능하게 된다.Here, if the tensile strength at room temperature is less than 18 kgf / mm < 2 & gt ;, the wire strength is insufficient and a wire flow is generated in which the wire loop deforms due to the resin flowing in the resin sealing after wire bonding. On the other hand, if it exceeds 32 kgf / mm 2 , the 2nd bonding property is deteriorated, which causes a machine stop. More preferably, the second bonding property is 25 kgf / mm 2 or less, and stable production is possible even at a low temperature setting such as a stage temperature of 150 ° C.

또한, 고온 인장 강도가 14kgf/mm2 미만이면, 수지 봉지 후의 제품을 열 사이클 시험에 노출했을 때의 수명에 문제가 생기지만, 보다 바람직하게는 15kgf/mm2 이상이라면 보다 높은 열사이클 특성을 얻을 수 있다.In addition, the high temperature tensile strength is 14kgf / mm 2 or less, a resin, only the life problems with when exposing the bag after the product to heat cycle tests occur, more preferably at 15kgf / mm 2 or more. If you obtain a higher heat cycle characteristics .

아울러, 조질열 처리에 있어서, 로 온도를 350℃ 이상 600℃ 이하, 와이어 주행 속도를 30~90m/분으로 한 것은, 상기 열처리 온도와 와이어 주행 속도의 범위 내라면, 상기 Pd, Au: 1.0~4.0중량% 등의 화학 조성의 와이어 W에 있어서, 상온 인장 강도가 18~32kgf/mm2, 고온 인장 강도가 14kgf/mm2 이상이 되도록 조정할 수 있었기 때문이다.The reason why the furnace temperature is 350 ° C. or more and 600 ° C. or less and the wire traveling speed is 30 to 90 m / min in the crude heat treatment is that the Pd and Au are 1.0 to 1.0 μm, The tensile strength at room temperature was 18 to 32 kgf / mm 2 , and the tensile strength at high temperature was 14 kgf / mm 2 or more in wire W having a chemical composition such as 4.0 wt%.

본 발명은, 이상과 같이 Ag를 주체로 했으므로, Au를 주체로 한 본딩 와이어에 비하면, 염가의 것으로 할 수 있고, 또한, Pd, Au, Ca, 희토류 원소의 적당량 첨가에 의해서 적절한 강도의 와이어가 되고, Ni/Pd/Au 피복 전극 또는 Au 전극과의 접합성이 좋은 것으로 할 수 있다.Since the present invention is mainly made of Ag as described above, the present invention can be made inexpensively as compared with a bonding wire mainly made of Au. Further, by adding an appropriate amount of Pd, Au, Ca and rare earth elements, And the bonding property with the Ni / Pd / Au covered electrode or the Au electrode can be good.

도 1은 반도체 패키지의 개략도이다.
도 2는 LED 패키지의 개략도이다.
도 3은 볼 본딩법의 설명도이며, (a)~(h)는 그 도중의 도면이다.
1 is a schematic view of a semiconductor package.
2 is a schematic view of an LED package.
Fig. 3 is an explanatory view of the ball bonding method, and Figs. 3 (a) to 3 (h) are views thereof.

순도가 99.99중량% 이상(4N)의 고순도 Ag를 이용하여, 표 1에 나타낸 화학 성분의 은 합금을 주조하고, 8mmφ의 와이어 로드를 제작하였다. 상기 와이어 로드를 신선 가공하여 소정의 최종 선지름(12~50㎛φ)의 은 합금선으로 하고, 질소 분위기 중에서 다양한 가열 온도·가열 시간으로 연속 소둔(燒鈍)하였다. 상기 연속 소둔에 의한 조질열 처리는, 로 길이: 50cm의 로에 있어서, 상기 로 온도를 350℃ 이상 600℃ 이하, 와이어 주행 속도를 30~90m/분으로 행하였다. 또한, 화학 성분의 정량은 ICP-OES(고주파 유도 결합 플라즈마 발광 분광 분석법)에 의해 실시하였다.A silver alloy having the chemical composition shown in Table 1 was cast using high purity Ag having a purity of 99.99 wt% or more (4N) to prepare a wire rod of 8 mm in diameter. The wire rod was drawn into a silver alloy wire having a predetermined final wire diameter (12 to 50 mu m phi) and subjected to continuous annealing at various heating temperatures and heating times in a nitrogen atmosphere. The crude hydrothermal treatment by the continuous annealing was conducted at a furnace length of 50 cm at a furnace temperature of 350 ° C or higher and 600 ° C or lower and a wire traveling speed of 30 to 90 m / min. In addition, quantification of chemical components was carried out by ICP-OES (high frequency inductively coupled plasma emission spectroscopy).

상기 연속 소둔한 각 와이어 W를 15~25℃의 상온에서 인장 시험을 실시하여 상온 인장 강도(kgf/mm2)를 측정하였다. 상기 인장 시험은 시료 길이: 100mm의 와이어 W를 인장 속도 10m/분의 속도로 끌고, 파단에 이를 때의 파단 하중을 측정하여, 그 파단 하중/단면적으로서 산출하였다. 표 1에 있어서는, 그 상온 인장 강도를 「상온 파단 하중」으로 하고 있다.Each of the continuously-annealed wires W was subjected to a tensile test at a room temperature of 15 to 25 캜 to measure a tensile strength at room temperature (kgf / mm 2 ). In the tensile test, a wire W having a sample length of 100 mm was drawn at a rate of 10 m / min, and a fracture load at the time of fracture was measured, and the fracture load / cross-sectional area was calculated. In Table 1, the normal temperature tensile strength is defined as " room temperature fracture load ".

또한, 250℃에서의 인장 강도에 대해서는 와이어 W를 250℃의 로 중에서 20초간 가열하고, 그대로 250℃로 유지한 상태에서 인장 속도 10m/분의 속도로 끌어, 파단에 이를 때의 파단 하중을 측정하고, 그 파단 하중/단면적으로서 산출하였다. 표 1에 있어서는, 그 인장 강도를 「고온 파단 하중」으로 하고 있다.For the tensile strength at 250 ° C, the wire W was heated in a furnace at 250 ° C for 20 seconds and pulled at a tensile speed of 10 m / min while maintaining the temperature at 250 ° C to measure the fracture load at break , And the fracture load / cross-sectional area was calculated. In Table 1, the tensile strength thereof is defined as " high temperature fracture load ".

Figure 112015054087936-pct00001
Figure 112015054087936-pct00001

이 각 실시예 및 각 비교예에 대하여, 각각 하기의 시험을 실시하였다.The following tests were carried out on each of these examples and comparative examples.

『평가 항목』"Evaluation Items"

각 와이어 W에 대해서, 자동 와이어 본더로 도 3에 나타내는 볼 본딩법에 의한 접속을 실시하였다. 즉, 방전봉 g에 의한 아크 방전에 의해 와이어 W 선단에 FAB(볼 b)을 제작하고, 그것을 반도체소자(칩)(5, 13)상의 Ni/Pd/Au 피복 전극 a 또는 Au 피복 전극 a에 접합하고, 와이어 타단을 리드 단자(도체 배선) c에 접합하였다(도 1, 도 2 참조). 또한, FAB 제작시에는 와이어 W 선단부에 질소(N2) 가스를 흘리면서 아크 방전을 실시하였다. 리드 단자 c에는 Ag 피복 42% Ni-Fe 합금을 사용하였다.For each wire W, connection was made by the ball bonding method shown in Fig. 3 with an automatic wire bonder. That is, the FAB (ball b) is formed at the tip of the wire W by the arc discharge by the discharge rod, and the FAB (ball b) is formed on the Ni / Pd / Au coated electrode a or the Au coated electrode a on the semiconductor elements And the other end of the wire was bonded to the lead terminal (conductor wiring) c (see FIGS. 1 and 2). At the time of fabricating the FAB, arc discharge was performed while flowing nitrogen (N 2 ) gas to the tip of the wire W. An Ag-coated 42% Ni-Fe alloy was used for the lead terminal c.

평가에 이용한 본딩 시료에서의 연속 본딩성, 열사이클 시험, 1st 접합부의 칩 손상, 전기 저항, 수지 봉지시의 와이어 플로우, 와이어의 내황화성 및 종합 평가를 표 2에 나타낸다. 이들 평가방법 등은 이하와 같다.Table 2 shows the continuous bonding property in the bonding sample used for evaluation, the thermal cycle test, the chip damage of the first bonding portion, the electrical resistance, the wire flow at the time of resin sealing, These evaluation methods and the like are as follows.

『평가 방법』"Assessment Methods"

(1) 「연속 본딩성」(1) "Continuous Bonding Property"

본딩 머신으로 10,000회의 연속 본딩을 실시하여, 머신 스톱이 발생하지 않으면 「A」, 1회의 머신 스톱이 발생하면 「B」, 2회 이상의 머신 스톱이 일어나면 「D」라고 하였다. 이때, 스테이지 온도가 낮아지면, 그 연속 본딩이 곤란하게 되는 점에서, 175℃(±5℃), 150℃(±5℃)의 2 수준으로 실시하였다."A" when no machine stop occurred, "B" when one machine stop occurred, and "D" when two or more machine stops occurred, by performing 10,000 continuous bonding with the bonding machine. At this time, when the temperature of the stage was lowered, it was performed at two levels of 175 ° C (± 5 ° C) and 150 ° C (± 5 ° C) in that continuous bonding became difficult.

(2) 「열사이클 시험」(2) "Heat cycle test"

본딩을 실시한 후, 수지 봉지를 한 반도체 시료를 시판의 열사이클 시험 장치를 이용해 평가하였다. 온도 이력은 -40℃/30분 ~ 125℃/30분을 1사이클로 하여 1000사이클의 시험을 실시하였다. 시험 후에 전기적 측정을 실시하여, 도통 평가를 하였다. 평가한 와이어 수는 500개이며, 불량율이 0인 경우는 열사이클에 대한 내성이 높다는 점에서 「A」, 불량율이 1%이하인 경우는 「B」, 1%를 넘는 경우는 내성이 낮다는 점에서 「D」로 하였다.After the bonding, the semiconductor sample with the resin encapsulation was evaluated using a commercially available thermal cycle testing apparatus. The temperature history was set to -40 ° C / 30 minutes to 125 ° C / 30 minutes as one cycle, and the test was performed for 1000 cycles. After the test, electrical measurement was carried out and conductivity was evaluated. The number of wires evaluated is 500. When the defect rate is 0, it is "A" in that the resistance against the thermal cycle is high, "B" when the defect rate is 1% or less, Quot; D "

(3) 「본딩 후, 1st 접합부 직하의 칩 손상의 평가」(3) "Evaluation of Chip Damage Immediately After 1st Bonding"

1st 접합부 및 전극막을 왕수(王水)로 용해하고, 반도체소자(5, 13)의 크랙을 광학 현미경과 주사형 전자현미경(SEM)으로 관찰하였다. 100개의 접합부를 관찰하여 3㎛ 미만의 미소한 피트가 1개 혹은 전혀 볼 수 없는 경우는 「A」, 3㎛ 이상의 크랙이 2개 이상 5개 미만 인정된 경우는 사용상 문제는 없다고 생각하여 「B」, 3㎛ 이상의 크랙이 5개 이상 인정된 경우는 「D」라고 하였다.The 1st junction and the electrode film were dissolved in aqua regia and cracks of the semiconductor elements 5 and 13 were observed with an optical microscope and a scanning electron microscope (SEM). "A" when 1 minute or less of small pits less than 3 ㎛ can not be seen by observing 100 joints, and "2" or more cracks of 3 탆 or more are recognized. D " when five or more cracks of 3 占 퐉 or more were recognized.

(4) 「전기 저항」(4) "electric resistance"

4 단자법을 이용해 실온에서의 전기 저항을 측정하였다. 3 시료의 고유 저항의 평균이 4.0μΩ ·cm 이하이면 「A」, 4.0μΩ ·cm를 넘으면 「D」라고 하였다.The electrical resistance at room temperature was measured using a four terminal method. &Quot; A " when the average of the intrinsic resistivity of the three samples is 4.0 mu OMEGA .cm or less, and " D "

(5) 「수지 봉지시의 와이어 플로우의 평가」(5) " Evaluation of wire flow during resin sealing "

와이어 길이: 5mm의 본딩 시료를 에폭시 수지로 봉지한 다음에, X선 비파괴 관찰 장치로 최대 와이어 플로우량을 측정하였다. 측정은 20개 실시하여, 그 평균치를 와이어 길이 5mm로 나눈 비율을 와이어 플로우율로 하였다. 이 와이어 플로우율이 7% 미만이면 「A」, 7%이상에서는 실용상의 문제가 있다고 생각하여 평가를 「D」라고 하였다.Wire length: A bonding sample of 5 mm was encapsulated with an epoxy resin, and then the maximum wire flow rate was measured by an X-ray non-destructive observation apparatus. Twenty measurements were made, and the ratio of the average value divided by the wire length of 5 mm was defined as the wire flow rate. When the wire flow rate is less than 7%, "A" is considered. When the wire flow rate is 7% or more, it is considered that there is a practical problem, and the evaluation is "D".

(6) 「와이어의 내황화성」(6) "Sulfur resistance of wire"

용기 중에서 5% 황화암모늄 용액을 60℃로 가열하고, 기화시킨 환경하에 와이어 샘플을 방치하여, 5분간 경과 후의 표면 분석을 오제 분광 분석법(AES)으로 측정하였다. 오제 분광 분석법은 Ar 이온으로 깊이 방향으로 단위시간의 스패터를 실시해, 그때마다 황 농도를 측정해 나가, 최외층의 황 농도의 1/2의 농도로 될 때까지를 황화층의 두께로 하였다. 두께의 환산에는 일반적인 SiO2 환산을 이용하였다. 여기에서, 황화층의 두께가 200Å 이하이면 「A」, 200Å을 넘으면 실용상의 문제가 있다고 생각하여 평가를 「D」라고 하였다.The 5% ammonium sulphide solution in the vessel was heated to 60 DEG C, and the wire sample was allowed to stand in a vaporized environment. After 5 minutes, the surface analysis was measured by Auger spectroscopy (AES). In the Auger spectroscopy, sputtering was performed in a depth direction with Ar ions for a unit time, and the sulfur concentration was measured every time, and the thickness of the sulfided layer was measured until the concentration became 1/2 of the sulfur concentration in the outermost layer. For the conversion of thickness, a general SiO 2 conversion was used. Here, if the thickness of the sulfided layer is 200 Å or less, "A" is considered. If the thickness exceeds 200 Å, there is a practical problem, and the evaluation is "D".

「종합 평가」 "Overall evaluation"

각 평가에 있어서, 모두가 「A」인 것을 「A」, 「A」와「B」가 혼재하는 것을 「B」, 하나라도 「D」가 있는 것은 「D」라고 하였다.In each evaluation, "A" is "A", "B" is a mixture of "A" and "B", and "D" is one of "D".

Figure 112015054087936-pct00002
Figure 112015054087936-pct00002

이 표 1, 2에 있어서, Ca, Y, Sm, La, Ce으로부터 선택되는 1종 이상의 원소의 합계가 500중량ppm을 넘으면, 비교예 8, 10으로부터 FAB 표면에 석출물의 생성이 확인되며, 1st 접합부의 칩 손상이 발생하기 때문에 「1st 접합부의 칩 손상」이 「D」가 되어, 종합 평가에서도 「D」로 되어 있다. 한편, 이들 원소 합계가 20중량%ppm 미만이라면, 비교예 5, 6, 9로부터, 내열성이 낮아져, 열사이클 시험에서 「D」가 되어 종합 평가에서 「D」가 되어 있다.When the total amount of at least one element selected from Ca, Y, Sm, La, and Ce exceeds 500 ppm by weight in Tables 1 and 2, the formation of precipitates on the FAB surface is observed from Comparative Examples 8 and 10, "Damage of the chip at the 1st joint" becomes "D" because the chip damage occurs at the joint, and "D" is set in the overall evaluation. On the other hand, when the total of these elements is less than 20% by weight, the heat resistance is lowered from Comparative Examples 5, 6, and 9, and the result is "D" in the heat cycle test and "D" in the comprehensive evaluation.

또한, Pd, Au의 합계가 1.0중량% 미만이라면, 비교예 1로부터, 와이어의 내황화성에 있어서 「D」, 4.0중량%를 넘으면, 비교예 8~10으로부터, 전기 저항의 평가에 있어서 「D」가 되고, 아울러, 종합 평가에서도 「D」가 되어 있다.When the total of Pd and Au is less than 1.0% by weight, from Comparative Example 1, "D" in the wire sulfide resistance is more than 4.0% by weight, and in Comparative Examples 8 to 10, "D "And" D "in the overall evaluation.

아울러, 상온에서의 인장 강도(상온 파단 하중)가 18kgf/mm2 미만이면, 비교예 1, 4, 7로부터, 수지 봉지시의 와이어 플로우의 평가에 있어서 「D」가 되어 종합 평가에서 「D」가 되어 있다. 한편, 32kgf/mm2를 넘으면, 비교예 8~10으로부터, 2nd 접합성이 악화하기 때문에, 연속 본딩성이 「D」가 되어 종합 평가에서 「D」가 되어 있다.In addition, when the tensile strength (room temperature fracture load) at room temperature was less than 18 kgf / mm < 2 & gt ;, Comparative Examples 1, 4 and 7 gave "D" in the evaluation of wire flow during resin sealing, Respectively. On the other hand, if it exceeds 32 kgf / mm 2 , the second bonding property deteriorates from Comparative Examples 8 to 10, so that the continuous bonding property becomes "D" and "D" in the comprehensive evaluation.

또한, 250℃ 로 중에서 시험을 실시하는 인장 시험에서의 인장 강도(고온 파단 하중)가 14 kgf/mm2 미만이면, 비교예 2, 3, 5, 6, 9로부터, 열사이클에 대한 내성이 낮아, 열사이클 시험에서 「D」가 되어 종합 평가에서 「D」가 되어 있다.Further, when the tensile strength (high-temperature fracture load) in the tensile test conducted at 250 캜 was less than 14 kgf / mm 2 , the resistance to thermal cycles was low in Comparative Examples 2, 3, 5, 6 and 9 , &Quot; D " in the thermal cycle test, and " D " in the overall evaluation.

이에 대해, 각 실시예 1~10은, 모두, Pd, Au의 합계가 1.0~4.0중량%, Ca, Y, Sm, La, Ce으로부터 선택되는 1종 이상의 원소의 합계가 20중량ppm 이상, 500중량ppm 이하 포함하며, 상온에서의 인장 강도가 18~32kgf/mm2, 250℃ 로 중에서 시험을 실시하는 인장 시험에서의 인장 강도가 14kgf/mm2 이상인 점에서, 연속 본딩성, 열사이클 시험, 1st 접합부 직하의 칩 손상의 평가, 전기 저항, 수지 봉지시의 와이어 플로우의 평가, 와이어의 내황화성의 각 평가에 있어서, 「A」 또는 「B」를 얻고 있어 종합 평가에 있어서는, 「B」이상을 얻어, 실용상 문제가 없음을 알 수 있다.On the contrary, in each of Examples 1 to 10, the total of Pd and Au is 1.0 to 4.0% by weight, the total of at least one element selected from Ca, Y, Sm, La and Ce is 20 ppm by weight or more, 500 comprising by weight ppm or less, in that the tensile strength at a tensile test to the test in a tensile strength at room temperature for 18 ~ 32kgf / mm 2, 250 ℃ more than 14kgf / mm 2, a continuous bonding property, the heat cycle test, A " or " B " was obtained in evaluation of chip damage immediately under the first joint, electrical resistance, evaluation of wire flow at the time of resin sealing, and resistance to wire sulfidation, And it can be seen that there is no practical problem.

또한, Ca, Y, Sm, La, Ce으로부터 선택되는 1종 이상의 원소를 포함하며, 그 합계가 100중량ppm 이하이면, 실시예 1~3, 5~7, 9, 비교예 1~3, 6, 7, 9로부터, 1st 접합부 직하의 칩 손상의 평가에 있어서 「A」가 되어, 높은 신뢰성을 가지는 것을 이해할 수 있다. 또한, 상온에서의 인장 강도가 18~25kgf/mm2이면, 실시예 1, 2, 5~7, 비교예 2, 3, 5, 6으로부터, 150℃에서의 연속 본딩성 평가에 있어서 「A」가 되어, 낮은 스테이지 온도에서의 양호한 작업성을 얻을 수 있음을 이해할 수 있다. 또한, 250℃ 로 중에서의 인장 강도가 15kgf/mm2 이상이면, 실시예 2, 4, 5, 7, 9, 10, 비교예 1, 7, 8, 10으로부터, 열사이클 시험에 있어서 「A」가 되어 있다.Examples 1 to 3, 5 to 7, and 9, and Comparative Examples 1 to 3 and 6, respectively, each of which contains at least one element selected from Ca, Y, Sm, La, and Ce, , 7, and 9, it becomes "A" in the evaluation of the chip damage directly under the 1st joint portion, and it can be understood that it has high reliability. In addition, if the tensile strength at room temperature for 18 ~ 25kgf / mm 2, Examples 1, 2, 5 to 7 and Comparative Examples 2, 3, 5, "A" in the continuous bonding evaluation in from 6, 150 ℃ And it is understood that good workability at a low stage temperature can be obtained. In addition, if the tensile strength of from 15kgf / mm 2 or more to 250 ℃, Examples 2, 4, 5, 7, 9, 10 and Comparative Examples 1, 7 and 8, "A" in from 10, the heat cycle test Respectively.

이상으로부터, Pd, Au로부터 선택되는 1종 이상의 원소를 합계로 1.0중량% 이상, 4.0중량% 이하, Ca, 희토류 원소로부터 선택되는 1종 이상의 원소를 합계로 20중량ppm 이상, 500중량ppm 이하 포함하며, 잔부가 Ag 및 불가피 불순물로 이루어지고, 와이어 W의 상온에서의 인장 강도가 18~32kgf/mm2이며, 와이어를 250℃의 로 중에서 20초간 가열한 후, 그대로 250℃ 로 중에서 시험을 실시하는 인장 시험에서의 인장 강도가 14kgf/mm2 이상이면, 연속 본딩성, 열사이클 시험, 1st 접합부 직하의 칩 손상의 평가, 전기 저항, 수지 봉지시의 와이어 플로우의 평가, 와이어의 내황화성의 각 평가에 있어서, 실용상 문제없는 것이 되며, 또한, 상기 Ca, 희토류 원소로부터 선택되는 1종 이상의 원소의 함유량이 20중량ppm 이상, 100중량ppm 이하이면, 1st 접합부 직하의 칩 손상의 평가에 있어서 「A」가 되어 높은 신뢰성을 가지는 것이 되며, 상온에서의 인장 강도가 18~25kgf/mm2이면, 150℃에서의 연속 본딩성 평가에 있어서 「A」가 되어, 양호한 작업성을 얻을 수 있는 것이 되고, 또한, 250℃ 로 중에서의 인장 강도가 15kgf/mm2 이상이면, 열사이클에 대한 내성이 높은 것이 된다.In view of the above, a total of at least 1.0 weight% and at most 4.0 weight% of at least one element selected from Pd and Au, at least 20 weight ppm and not more than 500 weight ppm of Ca and at least one element selected from rare- And the remainder is made of Ag and inevitable impurities. The wire W has a tensile strength at room temperature of 18 to 32 kgf / mm 2 , the wire is heated in a furnace at 250 ° C for 20 seconds, A tensile strength of 14 kgf / mm < 2 > or more in the tensile test of the wire, the continuous bonding property, the heat cycle test, the evaluation of the chip damage immediately under the first joint, the evaluation of the wire flow at the time of resin sealing, In the evaluation, there is no problem in practical use, and if the content of Ca and at least one element selected from the rare earth elements is 20 ppm by weight or more and 100 ppm by weight or less, Standing and to have a high reliability are the "A", if the tensile strength at room temperature for 18 ~ 25kgf / mm 2, is the "A" in the continuous bondability evaluation at 150 ℃, which can obtain a good workability When the tensile strength at 250 DEG C is 15 kgf / mm < 2 > or more, resistance to heat cycles is high.

3, 15 회로 배선 기판
5 반도체소자
13 LED
W 본딩용 와이어
a 반도체소자(LED)의 전극
b 용융 볼
b' 압착 볼
c 회로 배선 기판의 도체 배선(리드 단자)
3, 15 circuit wiring board
5 Semiconductor device
13 LEDs
W bonding wire
a electrode of a semiconductor element (LED)
b Molten ball
b 'squeeze ball
c Circuit Wiring Conductor wiring (lead terminal)

Claims (4)

반도체소자(5, 13)의 Ni/Pd/Au 피복 전극(a) 또는 Au 피복 전극(a)과 회로 배선 기판(3, 15)의 도체 배선(c)을 볼 본딩법에 따라 접속하기 위한 본딩용 와이어(W)로서,
Pd, Au로부터 선택되는 1종 이상의 원소를 합계로 1.0중량% 이상, 4.0중량% 이하; Ca, Y 및 Ce로 구성되는 군으로부터 선택되는 1종의 원소나, Ca, Y, Sm, La 및 Ce로 구성되는 군으로부터 선택되는 2종 이상의 원소를 합계로 20중량ppm 이상, 500중량ppm 이하; 포함하며,
잔부가 Ag 및 불가피 불순물로 이루어지고,
상기 와이어(W)의 상온에서의 인장 강도가 18~32kgf/mm2이며, 와이어를 250℃의 로 중에서 가열한 후, 그대로 250℃ 로 중에서 시험을 실시하는 인장 시험에서의 인장 강도가 14kgf/mm2 이상인 것을 특징으로 하는 본딩용 와이어.
Bonding for connecting the Ni / Pd / Au coated electrode (a) or the Au coated electrode (a) of the semiconductor elements 5 and 13 and the conductor wiring (c) of the circuit wiring substrates 3 and 15 according to the ball bonding method As the wire (W) for use,
Pd, and Au in a total amount of 1.0 wt% or more and 4.0 wt% or less; Ca, Y, and Ce, or two or more elements selected from the group consisting of Ca, Y, Sm, La, and Ce in a total amount of 20 ppm by weight or more and 500 ppm by weight or less ; ≪ / RTI &
The remainder being composed of Ag and inevitable impurities,
The tensile strength at the room temperature of the wire (W) is 18 to 32 kgf / mm 2 , the tensile strength in the tensile test in which the wire is heated in the furnace at 250 ° C., 2 or more.
청구항 1에 있어서,
상기 와이어(W)의 Ca, Y 및 Ce로 구성되는 군으로부터 선택되는 1종의 원소나, Ca, Y, Sm, La 및 Ce로 구성되는 군으로부터 선택되는 2종 이상의 원소의 함유량이 20중량ppm 이상, 100중량ppm 이하인 본딩용 와이어.
The method according to claim 1,
A content of at least one element selected from the group consisting of Ca, Y and Ce of the wire (W) or two or more elements selected from the group consisting of Ca, Y, Sm, La and Ce is 20 ppm by weight Or more and 100 weight ppm or less.
청구항 1 또는 청구항 2에 있어서, 
상기 와이어(W)의 상온에서의 인장 강도가 18~25kgf/mm2인 본딩용 와이어.
The method according to claim 1 or 2,
Wherein the wire (W) has a tensile strength at room temperature of 18 to 25 kgf / mm 2 .
청구항 1 또는 청구항 2에 있어서,
상기 와이어(W)의 250℃ 로 중에서의 인장 강도가 15kgf/mm2 이상인 본딩용 와이어.
The method according to claim 1 or 2,
Wherein the wire (W) has a tensile strength of at least 15 kgf / mm 2 at 250 캜.
KR1020157014935A 2012-11-07 2013-11-06 Bonding wire KR101905942B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JPJP-P-2012-245424 2012-11-07
JP2012245424A JP5671512B2 (en) 2012-11-07 2012-11-07 Bonding wire
PCT/JP2013/079980 WO2014073555A1 (en) 2012-11-07 2013-11-06 Bonding wire

Publications (2)

Publication Number Publication Date
KR20150082518A KR20150082518A (en) 2015-07-15
KR101905942B1 true KR101905942B1 (en) 2018-10-08

Family

ID=50684657

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020157014935A KR101905942B1 (en) 2012-11-07 2013-11-06 Bonding wire

Country Status (3)

Country Link
JP (1) JP5671512B2 (en)
KR (1) KR101905942B1 (en)
WO (1) WO2014073555A1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6343197B2 (en) * 2014-07-16 2018-06-13 タツタ電線株式会社 Bonding wire
CN104593634B (en) * 2014-12-31 2016-11-02 北京达博有色金属焊料有限责任公司 A kind of chemical gilding palladium bonding Silver alloy wire and preparation method thereof
CN108701622B (en) * 2016-03-11 2021-12-10 拓自达电线株式会社 Bonding wire
CN109983544A (en) * 2017-03-23 2019-07-05 积水化学工业株式会社 Electroconductive particle, conductive material and connection structural bodies
CN109182826B (en) * 2018-09-18 2021-05-04 重庆材料研究院有限公司 High-strength-toughness low-resistivity silver-gold alloy bonding wire
CN110699569A (en) * 2019-09-18 2020-01-17 广东佳博电子科技有限公司 Bonded silver wire material with stably distributed crystal grains and preparation method thereof
WO2024014268A1 (en) * 2022-07-14 2024-01-18 田中電子工業株式会社 Bonding wire for light-emitting diode (led) and manufacturing method for bonding wire for led

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012151350A (en) * 2011-01-20 2012-08-09 Tatsuta Electric Wire & Cable Co Ltd Ball bonding wire

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11288962A (en) * 1998-04-01 1999-10-19 Sumitomo Metal Mining Co Ltd Bonding wire
DE19821395C2 (en) * 1998-05-13 2000-06-29 Heraeus Gmbh W C Use of a fine wire made of a nickel-containing gold alloy
JP2003059964A (en) * 2001-08-10 2003-02-28 Tanaka Electronics Ind Co Ltd Bonding wire and manufacturing method therefor
JP4860004B1 (en) * 2011-02-28 2012-01-25 タツタ電線株式会社 Bonding wire and manufacturing method thereof
JP5996853B2 (en) * 2011-08-29 2016-09-21 タツタ電線株式会社 Ball bonding wire
JP6103806B2 (en) * 2011-12-26 2017-03-29 タツタ電線株式会社 Ball bonding wire

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012151350A (en) * 2011-01-20 2012-08-09 Tatsuta Electric Wire & Cable Co Ltd Ball bonding wire

Also Published As

Publication number Publication date
JP2014096403A (en) 2014-05-22
KR20150082518A (en) 2015-07-15
WO2014073555A1 (en) 2014-05-15
JP5671512B2 (en) 2015-02-18

Similar Documents

Publication Publication Date Title
KR101905942B1 (en) Bonding wire
KR101536554B1 (en) Bonding wire
KR101707244B1 (en) Bonding wire for semiconductor
JP5064577B2 (en) Ball bonding wire
TWI428455B (en) Silver-gold-palladium ternary alloy bonding wire
WO2013018238A1 (en) Ball bonding wire
JP5497360B2 (en) Bonding wire for semiconductor
WO2020246094A1 (en) Palladium-coated copper bonding wire, method for producing palladium-coated copper bonding wire, semiconductor device using same, and method for producing same
JP2011077254A (en) Bonding wire for semiconductor
US11876066B2 (en) Palladium-coated copper bonding wire, wire bonding structure, semiconductor device, and manufacturing method of semiconductor device
JP2010245390A (en) Bonding wire
TW202020235A (en) Palladium-coated copper bonding wire and method for manufacturing same
JP6103806B2 (en) Ball bonding wire
JP6343197B2 (en) Bonding wire
JP5996853B2 (en) Ball bonding wire
JP6869919B2 (en) Precious metal-coated silver wire for ball bonding and its manufacturing method, and semiconductor device using precious metal-coated silver wire for ball bonding and its manufacturing method
JPH11126788A (en) Ic-chip connecting gold alloy wire
JP7142761B1 (en) Bonding wire and semiconductor device
JP2011155129A (en) Gold alloy bonding wire for high temperature semiconductor device
KR20240026928A (en) Bonding wire for semiconductor devices
Cao et al. Effect of Pd thickness on bonding reliability of Pd coated copper wire

Legal Events

Date Code Title Description
E902 Notification of reason for refusal
E902 Notification of reason for refusal
E90F Notification of reason for final refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant