KR101623465B1 - 변환 색인 버퍼(tlb)에 대한 중첩 체크 - Google Patents

변환 색인 버퍼(tlb)에 대한 중첩 체크 Download PDF

Info

Publication number
KR101623465B1
KR101623465B1 KR1020157017790A KR20157017790A KR101623465B1 KR 101623465 B1 KR101623465 B1 KR 101623465B1 KR 1020157017790 A KR1020157017790 A KR 1020157017790A KR 20157017790 A KR20157017790 A KR 20157017790A KR 101623465 B1 KR101623465 B1 KR 101623465B1
Authority
KR
South Korea
Prior art keywords
entry
input
page size
tlb
page
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020157017790A
Other languages
English (en)
Korean (ko)
Other versions
KR20150108361A (ko
Inventor
수레쉬 케이. 벤쿠마한티
에리히 제이. 프론드케
루시안 코드레스쿠
쉐인 엠. 마옹
라훌 알. 토레이
파디 에이. 함단
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20150108361A publication Critical patent/KR20150108361A/ko
Application granted granted Critical
Publication of KR101623465B1 publication Critical patent/KR101623465B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/652—Page size control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
KR1020157017790A 2013-01-15 2014-01-10 변환 색인 버퍼(tlb)에 대한 중첩 체크 Expired - Fee Related KR101623465B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/741,981 US9208102B2 (en) 2013-01-15 2013-01-15 Overlap checking for a translation lookaside buffer (TLB)
US13/741,981 2013-01-15
PCT/US2014/011027 WO2014113286A2 (en) 2013-01-15 2014-01-10 Overlap checking for a translation lookaside buffer (tlb)

Publications (2)

Publication Number Publication Date
KR20150108361A KR20150108361A (ko) 2015-09-25
KR101623465B1 true KR101623465B1 (ko) 2016-05-23

Family

ID=50030520

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020157017790A Expired - Fee Related KR101623465B1 (ko) 2013-01-15 2014-01-10 변환 색인 버퍼(tlb)에 대한 중첩 체크

Country Status (6)

Country Link
US (1) US9208102B2 (enExample)
EP (1) EP2946297B1 (enExample)
JP (1) JP5922317B2 (enExample)
KR (1) KR101623465B1 (enExample)
CN (1) CN104885063B (enExample)
WO (1) WO2014113286A2 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2536205A (en) * 2015-03-03 2016-09-14 Advanced Risc Mach Ltd Cache maintenance instruction
US10372618B2 (en) * 2016-10-14 2019-08-06 Arm Limited Apparatus and method for maintaining address translation data within an address translation cache
CN109983538B (zh) 2016-11-29 2023-06-16 Arm有限公司 存储地址转换
US10083126B2 (en) * 2016-12-06 2018-09-25 Arm Limited Apparatus and method for avoiding conflicting entries in a storage structure
US11106596B2 (en) * 2016-12-23 2021-08-31 Advanced Micro Devices, Inc. Configurable skewed associativity in a translation lookaside buffer
US10866904B2 (en) 2017-11-22 2020-12-15 Arm Limited Data storage for multiple data types
US10929308B2 (en) * 2017-11-22 2021-02-23 Arm Limited Performing maintenance operations
US10831673B2 (en) 2017-11-22 2020-11-10 Arm Limited Memory address translation
US20240320161A1 (en) 2021-08-20 2024-09-26 Intel Corporation Apparatuses, methods, and systems for a device translation lookaside buffer pre-translation instruction and extensions to input/output memory management unit protocols
KR20240131741A (ko) 2023-02-24 2024-09-02 삼성전자주식회사 중복된 리퀘스트를 관리하는 전자 장치 및 그 동작 방법

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4654790A (en) 1983-11-28 1987-03-31 Amdahl Corporation Translation of virtual and real addresses to system addresses
US5765209A (en) 1993-09-23 1998-06-09 Hewlett-Packard Co. Method and apparatus to eliminate redundant mapping in a TLB utilizing variable sized pages
US20020144077A1 (en) 2001-03-30 2002-10-03 Andersson Peter Kock Mechanism to extend computer memory protection schemes

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06202954A (ja) * 1992-12-28 1994-07-22 Fujitsu Ltd タグ比較回路及びこれを用いたトランスレーション・ルック・アサイド・バッファ
JPH08329687A (ja) * 1995-06-05 1996-12-13 Hitachi Ltd 半導体集積回路
WO1996012231A1 (en) 1994-10-14 1996-04-25 Silicon Graphics, Inc. A translation buffer for detecting and preventing conflicting virtual addresses from being stored therein
US5630087A (en) 1994-11-02 1997-05-13 Sun Microsystems, Inc. Apparatus and method for efficient sharing of virtual memory translations
US6233652B1 (en) 1998-10-30 2001-05-15 Intel Corporation Translation lookaside buffer for multiple page sizes
US6560689B1 (en) 2000-03-31 2003-05-06 Intel Corporation TLB using region ID prevalidation
US6549997B2 (en) * 2001-03-16 2003-04-15 Fujitsu Limited Dynamic variable page size translation of addresses
US20070005932A1 (en) * 2005-06-29 2007-01-04 Intel Corporation Memory management in a multiprocessor system
US8195916B2 (en) 2009-03-04 2012-06-05 Qualcomm Incorporated Apparatus and method to translate virtual addresses to physical addresses in a base plus offset addressing mode
US8635428B2 (en) 2009-12-09 2014-01-21 Oracle America, Inc. Preventing duplicate entries in a non-blocking TLB structure that supports multiple page sizes
JP5459006B2 (ja) 2010-03-24 2014-04-02 富士通株式会社 メモリ管理装置、メモリ管理方法及びメモリ管理プログラム
US20110295587A1 (en) 2010-06-01 2011-12-01 Eeckhout Lieven Methods and systems for simulating a processor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4654790A (en) 1983-11-28 1987-03-31 Amdahl Corporation Translation of virtual and real addresses to system addresses
US5765209A (en) 1993-09-23 1998-06-09 Hewlett-Packard Co. Method and apparatus to eliminate redundant mapping in a TLB utilizing variable sized pages
US20020144077A1 (en) 2001-03-30 2002-10-03 Andersson Peter Kock Mechanism to extend computer memory protection schemes

Also Published As

Publication number Publication date
CN104885063B (zh) 2018-01-02
US20140201494A1 (en) 2014-07-17
KR20150108361A (ko) 2015-09-25
CN104885063A (zh) 2015-09-02
WO2014113286A3 (en) 2014-09-12
JP5922317B2 (ja) 2016-05-24
WO2014113286A2 (en) 2014-07-24
EP2946297B1 (en) 2019-02-27
JP2016507096A (ja) 2016-03-07
EP2946297A2 (en) 2015-11-25
US9208102B2 (en) 2015-12-08

Similar Documents

Publication Publication Date Title
KR101623465B1 (ko) 변환 색인 버퍼(tlb)에 대한 중첩 체크
US20230273846A1 (en) Hardware apparatuses and methods for memory corruption detection
KR101072645B1 (ko) 마이크로프로세서내의 예외­트리거링 페이지를 표시하기 위한 방법 및 장치
CN105144122B (zh) 外部可编程存储器管理单元
EP2591420B1 (en) System and method to manage a translation lookaside buffer
US9112537B2 (en) Content-aware caches for reliability
CN104067246B (zh) 通过物理地址进行的非分配存储器存取
WO2021061411A1 (en) Path prediction method used for instruction cache, access control unit, and instruction processing apparatus
KR101839479B1 (ko) 더 넓은 레지스터에의 모드 의존형 부분 폭 로드 프로세서들, 방법들, 및 시스템들
KR20170043635A (ko) 독립적인 사용자 및 관리자 도메인을 갖는 메모리 보호 키 아키텍처
US11436146B2 (en) Storage control apparatus, processing apparatus, computer system, and storage control method
TW201104427A (en) Processor and method for dynamic and selective alteration of address translation
TWI506428B (zh) 用以最佳化快取記憶體線之預提取的方法及系統
TW201447584A (zh) 用於在執行硬體表搜尋〈ｈｗｔｗ〉時在某些條件下防止對暫存器的內容的未經授權式存取的方法和裝置
JP2008522320A (ja) ページ内のプログラムカウンター相対アドレスまたは絶対アドレスの分岐命令のためのｔｌｂの抑制
US8539209B2 (en) Microprocessor that performs a two-pass breakpoint check for a cache line-crossing load/store operation
CN107533513B (zh) 突发转换后备缓冲器
JP2001034537A (ja) アドレス変換回路
WO2018057273A1 (en) Reusing trained prefetchers
US20150186140A1 (en) Opcode trapping
US20160124859A1 (en) Computing system with tiered fetch mechanism and method of operation thereof

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PA0302 Request for accelerated examination

St.27 status event code: A-1-2-D10-D17-exm-PA0302

St.27 status event code: A-1-2-D10-D16-exm-PA0302

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

FPAY Annual fee payment

Payment date: 20190327

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20210518

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20210518