KR101600131B1 - 가변 기입 명령 스케쥴링을 포함하는 메모리 시스템 - Google Patents

가변 기입 명령 스케쥴링을 포함하는 메모리 시스템 Download PDF

Info

Publication number
KR101600131B1
KR101600131B1 KR1020120033541A KR20120033541A KR101600131B1 KR 101600131 B1 KR101600131 B1 KR 101600131B1 KR 1020120033541 A KR1020120033541 A KR 1020120033541A KR 20120033541 A KR20120033541 A KR 20120033541A KR 101600131 B1 KR101600131 B1 KR 101600131B1
Authority
KR
South Korea
Prior art keywords
memory
write command
instruction slot
read
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020120033541A
Other languages
English (en)
Korean (ko)
Other versions
KR20120112265A (ko
Inventor
마이클 제이. 모리슨
제이 비. 파텔
Original Assignee
모시스 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 모시스 인코포레이티드 filed Critical 모시스 인코포레이티드
Publication of KR20120112265A publication Critical patent/KR20120112265A/ko
Application granted granted Critical
Publication of KR101600131B1 publication Critical patent/KR101600131B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
KR1020120033541A 2011-03-31 2012-03-30 가변 기입 명령 스케쥴링을 포함하는 메모리 시스템 Expired - Fee Related KR101600131B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/077,261 2011-03-31
US13/077,261 US8473695B2 (en) 2011-03-31 2011-03-31 Memory system including variable write command scheduling

Publications (2)

Publication Number Publication Date
KR20120112265A KR20120112265A (ko) 2012-10-11
KR101600131B1 true KR101600131B1 (ko) 2016-03-14

Family

ID=46022025

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020120033541A Expired - Fee Related KR101600131B1 (ko) 2011-03-31 2012-03-30 가변 기입 명령 스케쥴링을 포함하는 메모리 시스템

Country Status (5)

Country Link
US (2) US8473695B2 (enExample)
EP (1) EP2506149B1 (enExample)
JP (1) JP5892838B2 (enExample)
KR (1) KR101600131B1 (enExample)
CN (1) CN102968291B (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10389845B2 (en) * 2009-10-29 2019-08-20 Pure Storage, Inc. Determining how to service requests based on several indicators
US10757187B2 (en) 2009-10-29 2020-08-25 Pure Storage, Inc. Streaming all-or-nothing encoding with random offset support
US9774678B2 (en) * 2009-10-29 2017-09-26 International Business Machines Corporation Temporarily storing data in a dispersed storage network
US20180054486A1 (en) * 2009-10-29 2018-02-22 International Business Machines Corporation Speculative Requests
US20190297169A1 (en) * 2009-10-29 2019-09-26 International Business Machines Corporation Determining how to service requests based on several indicators
US9354823B2 (en) * 2012-06-06 2016-05-31 Mosys, Inc. Memory system including variable write burst and broadcast command scheduling
US20130318268A1 (en) 2012-05-22 2013-11-28 Xockets IP, LLC Offloading of computation for rack level servers and corresponding methods and systems
US9619406B2 (en) 2012-05-22 2017-04-11 Xockets, Inc. Offloading of computation for rack level servers and corresponding methods and systems
TWI587142B (zh) * 2012-11-23 2017-06-11 普誠科技股份有限公司 介面傳輸方法以及資料結構產品
KR102028336B1 (ko) * 2012-12-03 2019-10-04 삼성전자주식회사 복수 스크린을 표시하는 디스플레이 장치 및 그 제어 방법
KR102030733B1 (ko) 2013-01-02 2019-10-10 삼성전자주식회사 메모리 시스템 및 이의 구동 방법
US20140201408A1 (en) * 2013-01-17 2014-07-17 Xockets IP, LLC Offload processor modules for connection to system memory, and corresponding methods and systems
US9304709B2 (en) 2013-09-06 2016-04-05 Western Digital Technologies, Inc. High performance system providing selective merging of dataframe segments in hardware
KR102249810B1 (ko) 2014-07-23 2021-05-11 삼성전자주식회사 스토리지 장치 및 스토리지 장치의 동작 방법
WO2016122466A1 (en) * 2015-01-27 2016-08-04 Hewlett Packard Enterprise Development Lp Transferring a variable data payload
WO2016122463A1 (en) * 2015-01-27 2016-08-04 Hewlett Packard Enterprise Development Lp Correcting errors of a variable data payload
US10592121B2 (en) 2017-09-14 2020-03-17 Samsung Electronics Co., Ltd. Quasi-synchronous protocol for large bandwidth memory systems
US12026104B2 (en) 2019-03-26 2024-07-02 Rambus Inc. Multiple precision memory system
JP7533939B2 (ja) * 2020-11-05 2024-08-14 Ｎｅｃソリューションイノベータ株式会社 演算処理方法

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0697664A1 (de) 1994-08-01 1996-02-21 Siemens Aktiengesellschaft System zur bidirektionalen Datenübertragung
JPH1064257A (ja) * 1996-08-20 1998-03-06 Sony Corp 半導体記憶装置
US5930359A (en) 1996-09-23 1999-07-27 Motorola, Inc. Cascadable content addressable memory and system
US6070200A (en) 1998-06-02 2000-05-30 Adaptec, Inc. Host adapter having paged data buffers for continuously transferring data between a system bus and a peripheral bus
US6693880B2 (en) 1998-09-10 2004-02-17 International Business Machines Corporation System of controlling the flow of information between senders and receivers across links being used as channels
US6687247B1 (en) 1999-10-27 2004-02-03 Cisco Technology, Inc. Architecture for high speed class of service enabled linecard
KR20010087685A (ko) * 2000-03-08 2001-09-21 정훈 멀티 클라이언트용 웹 카메라를 이용한 위치영역탐색시스템 및 방법
US6807428B2 (en) * 2001-08-16 2004-10-19 Qualcomm, Incorporated Method and apparatus for time-based reception of transmissions in a wireless communication system
JP2003196084A (ja) * 2001-12-25 2003-07-11 Toshiba Corp リードモディファイライトユニットを有するシステム
US7631313B2 (en) 2002-06-17 2009-12-08 David Mayhew System and method for transferring data
US7139860B2 (en) 2002-07-29 2006-11-21 Freescale Semiconductor Inc. On chip network with independent logical and physical layers
US7382788B2 (en) 2002-12-24 2008-06-03 Applied Micro Circuit Corporation Method and apparatus for implementing a data frame processing model
CN1534906B (zh) 2003-04-02 2010-04-28 华为技术有限公司 一种帧对齐方法及电路
US8180931B2 (en) 2004-01-20 2012-05-15 Super Talent Electronics, Inc. USB-attached-SCSI flash-memory system with additional command, status, and control pipes to a smart-storage switch
US8060670B2 (en) 2004-03-17 2011-11-15 Super Talent Electronics, Inc. Method and systems for storing and accessing data in USB attached-SCSI (UAS) and bulk-only-transfer (BOT) based flash-memory device
US7308526B2 (en) 2004-06-02 2007-12-11 Intel Corporation Memory controller module having independent memory controllers for different memory types
JP4989900B2 (ja) * 2006-01-31 2012-08-01 ルネサスエレクトロニクス株式会社 並列演算処理装置
US20070189232A1 (en) 2006-02-14 2007-08-16 Chang Li F Method and system for data packer unit for accelerating stack functions
US7522468B2 (en) 2006-06-08 2009-04-21 Unity Semiconductor Corporation Serial memory interface
DE102006035612B4 (de) 2006-07-31 2011-05-05 Qimonda Ag Speicherpuffer, FB-DIMM und Verfahren zum Betrieb eines Speicherpuffers
US20080059748A1 (en) 2006-08-31 2008-03-06 Nokia Corporation Method, mobile device, system and software for a write method with burst stop and data masks
US7949794B2 (en) 2006-11-02 2011-05-24 Intel Corporation PCI express enhancements and extensions
US8069327B2 (en) * 2006-12-28 2011-11-29 Intel Corporation Commands scheduled for frequency mismatch bubbles
WO2009039462A1 (en) 2007-09-19 2009-03-26 Tabula, Inc. Method and system for reporting on a primary circuit structure of an integrated circuit (ic) using a secondary circuit structure of the ic
US7934052B2 (en) 2007-12-27 2011-04-26 Pliant Technology, Inc. System and method for performing host initiated mass storage commands using a hierarchy of data structures
US20100005212A1 (en) 2008-07-01 2010-01-07 International Business Machines Corporation Providing a variable frame format protocol in a cascade interconnected memory system
US7873066B2 (en) 2009-01-26 2011-01-18 International Business Machines Corporation Streaming direct inter-thread communication buffer packets that support hardware controlled arbitrary vector operand alignment in a densely threaded network on a chip
US8713248B2 (en) 2009-06-02 2014-04-29 Nokia Corporation Memory device and method for dynamic random access memory having serial interface and integral instruction buffer
US8416770B2 (en) * 2009-07-20 2013-04-09 Futurewei Technologies, Inc. Universal service transport transitional encoding
US20110074552A1 (en) * 2009-09-29 2011-03-31 Savi Technology, Inc. Apparatus and method for advanced communication in low-power wireless applications
US8625635B2 (en) 2010-04-26 2014-01-07 Cleversafe, Inc. Dispersed storage network frame protocol header

Also Published As

Publication number Publication date
CN102968291B (zh) 2016-05-18
JP5892838B2 (ja) 2016-03-23
KR20120112265A (ko) 2012-10-11
EP2506149A1 (en) 2012-10-03
EP2506149B1 (en) 2017-08-09
CN102968291A (zh) 2013-03-13
US8473695B2 (en) 2013-06-25
US20120254562A1 (en) 2012-10-04
JP2012216210A (ja) 2012-11-08
US20120254558A1 (en) 2012-10-04
US8635417B2 (en) 2014-01-21

Similar Documents

Publication Publication Date Title
KR101600131B1 (ko) 가변 기입 명령 스케쥴링을 포함하는 메모리 시스템
US20250147659A1 (en) 3d-stacked memory with reconfigurable compute logic
US9354823B2 (en) Memory system including variable write burst and broadcast command scheduling
CN101681277B (zh) 用以减缓crc负担之命令封包包装
TWI684102B (zh) 記憶體系統中的鏈路糾錯
US8615702B2 (en) Method and apparatus for correcting errors in memory device
US7475174B2 (en) Flash / phase-change memory in multi-ring topology using serial-link packet interface
CN101241452B (zh) 存储系统和命令处理方法
EP2438522B1 (en) Methods for controlling host memory access with memory devices and systems
US8630182B2 (en) Packet deconstruction/reconstruction and link-control
EP2630642B1 (en) Memories and methods for performing atomic memory operations in accordance with configuration information
US8327040B2 (en) Host controller
CN111638992A (zh) 基于微片的分组化
US10860518B2 (en) Integrated circuit system
KR20160018987A (ko) 인터페이스 회로 및 그것의 패킷 전송 방법
WO2010069045A1 (en) Error detection method and a system including one or more memory devices
US11953989B2 (en) Low-latency register error correction
US11868300B2 (en) Deferred communications over a synchronous interface
KR20170100416A (ko) 집적 회로 시스템
CN116685942A (zh) 在处理器中重用飞行中寄存器数据
CN120066583A (zh) 电子设备及其实施的方法
WO2020172988A1 (en) Shader alu outlet control
US20110238931A1 (en) Memory device, memory system and microcontroller including memory device, and memory control device

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
A302 Request for accelerated examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PA0302 Request for accelerated examination

St.27 status event code: A-1-2-D10-D17-exm-PA0302

St.27 status event code: A-1-2-D10-D16-exm-PA0302

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20190212

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20240227

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20240227