KR101572401B1 - 제1 캐시로부터의 트랙들의 제1 스트라이드를 제2 캐시 내 제2 스트라이드에 라이트하기 위해 파퓰레이트하는 방법 - Google Patents

제1 캐시로부터의 트랙들의 제1 스트라이드를 제2 캐시 내 제2 스트라이드에 라이트하기 위해 파퓰레이트하는 방법 Download PDF

Info

Publication number
KR101572401B1
KR101572401B1 KR1020147013814A KR20147013814A KR101572401B1 KR 101572401 B1 KR101572401 B1 KR 101572401B1 KR 1020147013814 A KR1020147013814 A KR 1020147013814A KR 20147013814 A KR20147013814 A KR 20147013814A KR 101572401 B1 KR101572401 B1 KR 101572401B1
Authority
KR
South Korea
Prior art keywords
cache
tracks
unmodified
stride
list
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020147013814A
Other languages
English (en)
Korean (ko)
Other versions
KR20140106516A (ko
Inventor
로케쉬 모한 굽타
매튜 조셉 칼로스
마이클 토마스 벤헤이스
칼 앨런 닐슨
케빈 존 애쉬
Original Assignee
인터내셔널 비지네스 머신즈 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 인터내셔널 비지네스 머신즈 코포레이션 filed Critical 인터내셔널 비지네스 머신즈 코포레이션
Publication of KR20140106516A publication Critical patent/KR20140106516A/ko
Application granted granted Critical
Publication of KR101572401B1 publication Critical patent/KR101572401B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G06F12/0868—Data transfer between cache memory and other subsystems, e.g. storage devices or host systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/128—Replacement control using replacement algorithms adapted to multidimensional cache systems, e.g. set-associative, multicache, multiset or multilevel
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/26—Using a specific storage system architecture
    • G06F2212/261—Storage comprising a plurality of storage devices
    • G06F2212/262—Storage comprising a plurality of storage devices configured as RAID
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/31—Providing disk cache in a specific location of a storage system
    • G06F2212/312—In storage controller
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/46—Caching storage objects of specific type in disk cache
    • G06F2212/462—Track or segment

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
KR1020147013814A 2012-01-17 2012-12-10 제1 캐시로부터의 트랙들의 제1 스트라이드를 제2 캐시 내 제2 스트라이드에 라이트하기 위해 파퓰레이트하는 방법 Active KR101572401B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/352,230 US8966178B2 (en) 2012-01-17 2012-01-17 Populating a first stride of tracks from a first cache to write to a second stride in a second cache
US13/352,230 2012-01-17
PCT/IB2012/057140 WO2013108097A1 (en) 2012-01-17 2012-12-10 Populating a first stride of tracks from a first cache to write to a second stride in a second cache

Publications (2)

Publication Number Publication Date
KR20140106516A KR20140106516A (ko) 2014-09-03
KR101572401B1 true KR101572401B1 (ko) 2015-11-26

Family

ID=48780809

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020147013814A Active KR101572401B1 (ko) 2012-01-17 2012-12-10 제1 캐시로부터의 트랙들의 제1 스트라이드를 제2 캐시 내 제2 스트라이드에 라이트하기 위해 파퓰레이트하는 방법

Country Status (7)

Country Link
US (2) US8966178B2 (enExample)
EP (1) EP2805241B1 (enExample)
JP (1) JP5908118B2 (enExample)
KR (1) KR101572401B1 (enExample)
CN (1) CN104040508B (enExample)
IN (1) IN2014CN04679A (enExample)
WO (1) WO2013108097A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9501419B2 (en) 2014-10-08 2016-11-22 HGST Netherlands B.V. Apparatus, systems, and methods for providing a memory efficient cache
JP6367704B2 (ja) * 2014-12-25 2018-08-01 株式会社バイオス 記憶制御システム及び記憶制御装置
US10033810B2 (en) 2015-12-03 2018-07-24 International Business Machines Corporation Recovery point objective via dynamic usage of bind segments in a global mirror environment
US10956322B2 (en) 2016-06-02 2021-03-23 International Business Machines Corporation Storage drive dependent track removal in a cache for storage
CN106293543B (zh) * 2016-08-25 2019-03-12 中国科学院计算技术研究所 一种基于捎带回收的瓦记录raid写顺序化方法及装置
US10691566B2 (en) 2017-07-27 2020-06-23 International Business Machines Corporation Using a track format code in a cache control block for a track in a cache to process read and write requests to the track in the cache
US12135655B2 (en) 2017-07-27 2024-11-05 International Business Machines Corporation Saving track metadata format information for tracks demoted from cache for use when the demoted track is later staged into cache
US10417139B2 (en) 2017-08-18 2019-09-17 International Business Machines Corporation Cache management based on types of I/O operations
US11294812B2 (en) * 2020-08-04 2022-04-05 International Business Machines Corporation Obtaining cache resources for expected writes to tracks in a write set after the cache resources were released for the tracks in the write set
CN112015674B (zh) * 2020-08-27 2023-05-30 平安科技（深圳）有限公司 基于多层级的缓存资源访问方法、装置和计算机设备

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020199070A1 (en) 2001-06-26 2002-12-26 Shailender Chaudhry Using an L2 directory to facilitate speculative loads in a multiprocessor system
US20030070042A1 (en) 2001-09-28 2003-04-10 James Byrd Storage array having multiple erasure correction and sub-stripe writing
US20040068612A1 (en) 2002-10-08 2004-04-08 Stolowitz Michael C. Raid controller disk write mask
US20090210620A1 (en) 2008-02-19 2009-08-20 Jibbe Mahmoud K Method to handle demand based dynamic cache allocation between SSD and RAID cache

Family Cites Families (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4464713A (en) 1981-08-17 1984-08-07 International Business Machines Corporation Method and apparatus for converting addresses of a backing store having addressable data storage devices for accessing a cache attached to the backing store
US5860090A (en) 1995-10-20 1999-01-12 Informix Software, Inc. Append-only storage in a disk array using striping and parity caching
US5860091A (en) 1996-06-28 1999-01-12 Symbios, Inc. Method and apparatus for efficient management of non-aligned I/O write request in high bandwidth raid applications
US20010029574A1 (en) 1998-06-18 2001-10-11 Rahul Razdan Method and apparatus for developing multiprocessore cache control protocols using a memory management system generating an external acknowledgement signal to set a cache to a dirty coherence state
JP2000057039A (ja) * 1998-08-03 2000-02-25 Canon Inc アクセス制御方法及び装置及びファイルシステム及び情報処理装置
US6321240B1 (en) 1999-03-15 2001-11-20 Trishul M. Chilimbi Data structure partitioning with garbage collection to optimize cache utilization
US6341331B1 (en) * 1999-10-01 2002-01-22 International Business Machines Corporation Method and system for managing a raid storage system with cache
US6925515B2 (en) 2001-05-07 2005-08-02 International Business Machines Corporation Producer/consumer locking system for efficient replication of file data
US6785771B2 (en) 2001-12-04 2004-08-31 International Business Machines Corporation Method, system, and program for destaging data in cache
US7107385B2 (en) 2002-08-09 2006-09-12 Network Appliance, Inc. Storage virtualization by layering virtual disk objects on a file system
US6996676B2 (en) * 2002-11-14 2006-02-07 International Business Machines Corporation System and method for implementing an adaptive replacement cache policy
US7012835B2 (en) 2003-10-03 2006-03-14 Sandisk Corporation Flash memory data correction and scrub techniques
US7139864B2 (en) * 2003-12-30 2006-11-21 Sandisk Corporation Non-volatile memory and method with block management system
US7386663B2 (en) 2004-05-13 2008-06-10 Cousins Robert E Transaction-based storage system and method that uses variable sized objects to store data
US7885921B2 (en) 2004-11-18 2011-02-08 International Business Machines Corporation Managing atomic updates on metadata tracks in a storage system
US20060155934A1 (en) * 2005-01-11 2006-07-13 Ramakrishnan Rajamony System and method for reducing unnecessary cache operations
US7698501B1 (en) 2005-04-29 2010-04-13 Netapp, Inc. System and method for utilizing sparse data containers in a striped volume set
US8504597B2 (en) 2005-09-09 2013-08-06 William M. Pitts Distributed file system consistency mechanism extension for enabling internet video broadcasting
JP4766240B2 (ja) 2005-11-08 2011-09-07 日本電気株式会社 ファイル管理方法、装置、およびプログラム
US20070118695A1 (en) 2005-11-18 2007-05-24 International Business Machines Corporation Decoupling storage controller cache read replacement from write retirement
US7444478B2 (en) 2005-11-18 2008-10-28 International Business Machines Corporation Priority scheme for transmitting blocks of data
US7650341B1 (en) 2005-12-23 2010-01-19 Hewlett-Packard Development Company, L.P. Data backup/recovery
US7702870B2 (en) 2006-01-19 2010-04-20 Network Appliance Inc. Method and apparatus for defragmentation and for detection of relocated blocks
US20080005520A1 (en) 2006-06-09 2008-01-03 Siegwart David K Locality with parallel hierarchical copying garbage collection
KR100827677B1 (ko) * 2006-06-20 2008-05-07 한국과학기술원 행렬 스트라이프 캐쉬를 이용한 ｒａｉｄ 시스템의 입출력성능 향상 방법
US7562203B2 (en) 2006-09-27 2009-07-14 Network Appliance, Inc. Storage defragmentation based on modified physical address and unmodified logical address
JP2008108145A (ja) 2006-10-26 2008-05-08 Hitachi Ltd 計算機システム及びこれを用いたデータの管理方法
JP5031341B2 (ja) 2006-11-30 2012-09-19 株式会社日立製作所 記憶システム及びデータ管理方法
US7721043B2 (en) 2007-01-08 2010-05-18 International Business Machines Corporation Managing write requests in cache directed to different storage groups
US7958310B2 (en) 2008-02-27 2011-06-07 International Business Machines Corporation Apparatus, system, and method for selecting a space efficient repository
US9088591B2 (en) 2008-04-28 2015-07-21 Vmware, Inc. Computer file system with path lookup tables
US8296398B2 (en) 2008-04-29 2012-10-23 Overland Storage, Inc. Peer-to-peer redundant file server system and methods
KR101044521B1 (ko) 2008-12-31 2011-06-27 엘에스산전 주식회사 네트워크에 연결된 슬레이브 장치들의 동기 제어장치
US20100191907A1 (en) 2009-01-26 2010-07-29 Lsi Corporation RAID Converter and Methods for Transforming a First RAID Array to a Second RAID Array Without Creating a Backup Copy
US8180981B2 (en) * 2009-05-15 2012-05-15 Oracle America, Inc. Cache coherent support for flash in a memory hierarchy
US8255627B2 (en) 2009-10-10 2012-08-28 International Business Machines Corporation Secondary cache for write accumulation and coalescing
US8838903B2 (en) 2010-02-04 2014-09-16 Dataram, Inc. Priority ordered multi-medium solid-state storage system and methods for use
US8578107B2 (en) * 2010-02-16 2013-11-05 International Business Machines Corporation Extent migration scheduling for multi-tier storage architectures
US8688913B2 (en) 2011-11-01 2014-04-01 International Business Machines Corporation Management of partial data segments in dual cache systems
US8688914B2 (en) 2011-11-01 2014-04-01 International Business Machines Corporation Promotion of partial data segments in flash cache

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020199070A1 (en) 2001-06-26 2002-12-26 Shailender Chaudhry Using an L2 directory to facilitate speculative loads in a multiprocessor system
US20030070042A1 (en) 2001-09-28 2003-04-10 James Byrd Storage array having multiple erasure correction and sub-stripe writing
US20040068612A1 (en) 2002-10-08 2004-04-08 Stolowitz Michael C. Raid controller disk write mask
US20090210620A1 (en) 2008-02-19 2009-08-20 Jibbe Mahmoud K Method to handle demand based dynamic cache allocation between SSD and RAID cache

Also Published As

Publication number Publication date
JP2015509242A (ja) 2015-03-26
CN104040508B (zh) 2017-03-29
EP2805241A1 (en) 2014-11-26
JP5908118B2 (ja) 2016-04-26
US20130185494A1 (en) 2013-07-18
US8966178B2 (en) 2015-02-24
IN2014CN04679A (enExample) 2015-09-18
EP2805241A4 (en) 2015-07-08
US20130185478A1 (en) 2013-07-18
KR20140106516A (ko) 2014-09-03
EP2805241B1 (en) 2019-01-23
US8959279B2 (en) 2015-02-17
WO2013108097A1 (en) 2013-07-25
CN104040508A (zh) 2014-09-10

Similar Documents

Publication Publication Date Title
KR101572401B1 (ko) 제1 캐시로부터의 트랙들의 제1 스트라이드를 제2 캐시 내 제2 스트라이드에 라이트하기 위해 파퓰레이트하는 방법
US9026732B2 (en) Demoting partial tracks from a first cache to a second cache
US8825944B2 (en) Populating strides of tracks to demote from a first cache to a second cache
US8775729B2 (en) Prefetching data tracks and parity data to use for destaging updated tracks
US8825957B2 (en) Demoting tracks from a first cache to a second cache by using an occupancy of valid tracks in strides in the second cache to consolidate strides in the second cache
US9798676B2 (en) Managing caching of extents of tracks in a first cache, second cache and storage
US9471496B2 (en) Demoting tracks from a first cache to a second cache by using a stride number ordering of strides in the second cache to consolidate strides in the second cache
US8799578B2 (en) Managing unmodified tracks maintained in both a first cache and a second cache
JP6099059B2 (ja) ストレージのためのトラックのキャッシュ管理するプログラム、システム、および方法

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

A201 Request for examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E90F Notification of reason for final refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

FPAY Annual fee payment

Payment date: 20191029

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

U11 Full renewal or maintenance fee paid

Free format text: ST27 STATUS EVENT CODE: A-4-4-U10-U11-OTH-PR1001 (AS PROVIDED BY THE NATIONAL OFFICE)

Year of fee payment: 11