KR101162649B1 - 가변적 크기의 고속 직교 변환을 구현하기 위한 방법 및장치 - Google Patents
가변적 크기의 고속 직교 변환을 구현하기 위한 방법 및장치 Download PDFInfo
- Publication number
- KR101162649B1 KR101162649B1 KR1020077003027A KR20077003027A KR101162649B1 KR 101162649 B1 KR101162649 B1 KR 101162649B1 KR 1020077003027 A KR1020077003027 A KR 1020077003027A KR 20077003027 A KR20077003027 A KR 20077003027A KR 101162649 B1 KR101162649 B1 KR 101162649B1
- Authority
- KR
- South Korea
- Prior art keywords
- butterfly
- unit
- architecture
- stage
- calculation
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
- G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Theoretical Computer Science (AREA)
- Algebra (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Discrete Mathematics (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (13)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US58639104P | 2004-07-08 | 2004-07-08 | |
US58638904P | 2004-07-08 | 2004-07-08 | |
US58639004P | 2004-07-08 | 2004-07-08 | |
US58635304P | 2004-07-08 | 2004-07-08 | |
US60/586,391 | 2004-07-08 | ||
US60/586,353 | 2004-07-08 | ||
US60/586,390 | 2004-07-08 | ||
US60/586,389 | 2004-07-08 | ||
US60425804P | 2004-08-25 | 2004-08-25 | |
US60/604,258 | 2004-08-25 | ||
US11/071,340 | 2005-03-03 | ||
US11/071,340 US7568059B2 (en) | 2004-07-08 | 2005-03-03 | Low-power reconfigurable architecture for simultaneous implementation of distinct communication standards |
PCT/US2005/024063 WO2006014528A1 (en) | 2004-07-08 | 2005-07-08 | A method of and apparatus for implementing fast orthogonal transforms of variable size |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20070060074A KR20070060074A (ko) | 2007-06-12 |
KR101162649B1 true KR101162649B1 (ko) | 2012-07-06 |
Family
ID=35787416
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020077003027A KR101162649B1 (ko) | 2004-07-08 | 2005-07-08 | 가변적 크기의 고속 직교 변환을 구현하기 위한 방법 및장치 |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP1769391A1 (ja) |
JP (1) | JP2008506191A (ja) |
KR (1) | KR101162649B1 (ja) |
AU (1) | AU2005269896A1 (ja) |
CA (1) | CA2563450A1 (ja) |
WO (1) | WO2006014528A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20200062773A (ko) * | 2018-11-27 | 2020-06-04 | 한국항공대학교산학협력단 | 레이다 응용을 위한 이중 완전 셔플 네트워크 기반 가변 푸리에 변환 장치 및 방법 |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5131346B2 (ja) * | 2008-03-03 | 2013-01-30 | 富士通株式会社 | 無線通信装置 |
FR2935819B1 (fr) * | 2008-09-05 | 2010-09-10 | Commissariat Energie Atomique | Dispositif de traitement numerique pour transformee de fourier et filtrage a reponse impulsionnelle finie |
CN102737007B (zh) * | 2011-04-07 | 2015-01-28 | 中兴通讯股份有限公司 | 一种支持多个数据单元任意置换的方法和装置 |
WO2013042249A1 (ja) * | 2011-09-22 | 2013-03-28 | 富士通株式会社 | 高速フーリエ変換回路 |
JPWO2013042249A1 (ja) * | 2011-09-22 | 2015-03-26 | 富士通株式会社 | 高速フーリエ変換回路 |
KR101275087B1 (ko) | 2011-10-28 | 2013-06-17 | (주)에프씨아이 | 오에프디엠 수신기 |
WO2014013726A1 (ja) * | 2012-07-18 | 2014-01-23 | 日本電気株式会社 | Fft回路 |
WO2015011874A1 (ja) | 2013-07-23 | 2015-01-29 | 日本電気株式会社 | デジタルフィルタ装置、デジタルフィルタ処理方法及びデジタルフィルタプログラムが記憶された記憶媒体 |
US9880975B2 (en) | 2013-12-13 | 2018-01-30 | Nec Corporation | Digital filter device, digital filter processing method, and storage medium having digital filter program stored thereon |
GB2548908B (en) * | 2016-04-01 | 2019-01-30 | Advanced Risc Mach Ltd | Complex multiply instruction |
CN113111300B (zh) * | 2020-01-13 | 2022-06-03 | 上海大学 | 具有优化资源消耗的定点fft实现系统 |
WO2021157172A1 (ja) * | 2020-02-06 | 2021-08-12 | 三菱電機株式会社 | 複素乗算回路 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6237012B1 (en) | 1997-11-07 | 2001-05-22 | Matsushita Electric Industrial Co., Ltd. | Orthogonal transform apparatus |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR890702151A (ko) * | 1987-08-21 | 1989-12-23 | 앨프리드 퍼어내트 | 변환 프로세싱 회로 |
US5293330A (en) * | 1991-11-08 | 1994-03-08 | Communications Satellite Corporation | Pipeline processor for mixed-size FFTs |
US6098088A (en) * | 1995-11-17 | 2000-08-01 | Teracom Ab | Real-time pipeline fast fourier transform processors |
US6003056A (en) * | 1997-01-06 | 1999-12-14 | Auslander; Lewis | Dimensionless fast fourier transform method and apparatus |
US6061705A (en) * | 1998-01-21 | 2000-05-09 | Telefonaktiebolaget Lm Ericsson | Power and area efficient fast fourier transform processor |
JP2001156644A (ja) * | 1999-11-29 | 2001-06-08 | Fujitsu Ltd | 直交変換装置 |
JP3846197B2 (ja) * | 2001-01-19 | 2006-11-15 | ソニー株式会社 | 演算システム |
US20030055861A1 (en) * | 2001-09-18 | 2003-03-20 | Lai Gary N. | Multipler unit in reconfigurable chip |
JP4546711B2 (ja) * | 2002-10-07 | 2010-09-15 | パナソニック株式会社 | 通信装置 |
-
2005
- 2005-07-08 KR KR1020077003027A patent/KR101162649B1/ko not_active IP Right Cessation
- 2005-07-08 EP EP05768342A patent/EP1769391A1/en not_active Withdrawn
- 2005-07-08 JP JP2007520491A patent/JP2008506191A/ja active Pending
- 2005-07-08 WO PCT/US2005/024063 patent/WO2006014528A1/en active Application Filing
- 2005-07-08 AU AU2005269896A patent/AU2005269896A1/en not_active Abandoned
- 2005-07-08 CA CA002563450A patent/CA2563450A1/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6237012B1 (en) | 1997-11-07 | 2001-05-22 | Matsushita Electric Industrial Co., Ltd. | Orthogonal transform apparatus |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20200062773A (ko) * | 2018-11-27 | 2020-06-04 | 한국항공대학교산학협력단 | 레이다 응용을 위한 이중 완전 셔플 네트워크 기반 가변 푸리에 변환 장치 및 방법 |
KR102155770B1 (ko) | 2018-11-27 | 2020-09-14 | 한국항공대학교산학협력단 | 레이다 응용을 위한 이중 완전 셔플 네트워크 기반 가변 푸리에 변환 장치 및 방법 |
Also Published As
Publication number | Publication date |
---|---|
CA2563450A1 (en) | 2006-02-09 |
JP2008506191A (ja) | 2008-02-28 |
EP1769391A1 (en) | 2007-04-04 |
WO2006014528A1 (en) | 2006-02-09 |
KR20070060074A (ko) | 2007-06-12 |
AU2005269896A1 (en) | 2006-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101162649B1 (ko) | 가변적 크기의 고속 직교 변환을 구현하기 위한 방법 및장치 | |
US7870176B2 (en) | Method of and apparatus for implementing fast orthogonal transforms of variable size | |
KR101842061B1 (ko) | 필터 벡터 프로세싱 연산들을 위해 탭핑-지연 라인을 이용하는 벡터 프로세싱 엔진, 및 관련된 벡터 프로세서 시스템들 및 방법들 | |
KR101781057B1 (ko) | 실행 유닛들과 벡터 데이터 메모리 사이에 병합 회로를 갖는 벡터 프로세싱 엔진, 및 관련된 방법 | |
US9977676B2 (en) | Vector processing engines (VPEs) employing reordering circuitry in data flow paths between execution units and vector data memory to provide in-flight reordering of output vector data stored to vector data memory, and related vector processor systems and methods | |
US9880845B2 (en) | Vector processing engines (VPEs) employing format conversion circuitry in data flow paths between vector data memory and execution units to provide in-flight format-converting of input vector data to execution units for vector processing operations, and related vector processor systems and methods | |
US9619227B2 (en) | Vector processing engines (VPEs) employing tapped-delay line(s) for providing precision correlation / covariance vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods | |
US20150143076A1 (en) | VECTOR PROCESSING ENGINES (VPEs) EMPLOYING DESPREADING CIRCUITRY IN DATA FLOW PATHS BETWEEN EXECUTION UNITS AND VECTOR DATA MEMORY TO PROVIDE IN-FLIGHT DESPREADING OF SPREAD-SPECTRUM SEQUENCES, AND RELATED VECTOR PROCESSING INSTRUCTIONS, SYSTEMS, AND METHODS | |
US20100122070A1 (en) | Combined associative and distributed arithmetics for multiple inner products | |
WO2003102809A1 (en) | Optimized discrete fourier transform method and apparatus using prime factor algorithm | |
US20100128818A1 (en) | Fft processor | |
Revanna et al. | A scalable FFT processor architecture for OFDM based communication systems | |
CN100547580C (zh) | 用于实现可变大小的快速正交变换的方法和装置 | |
EP1076296A2 (en) | Data storage for fast fourier transforms | |
EP0942379A1 (en) | Pipelined fast fourier transform processor | |
KR100416641B1 (ko) | 프로그래머블 프로세서에서 고속 에프에프티 연산을 위한에프에프티 연산방법 및 그 연산을 실행하기 위한에프에프티 연산회로 | |
Kim et al. | 2-D discrete cosine transform (DCT) on meshes with hierarchical control modes | |
Meenderinck et al. | Intra-vector SIMD instructions for core specialization | |
Guntoro et al. | A lifting-based discrete wavelet transform and discrete wavelet packet processor with support for higher order wavelet filters | |
Zhou et al. | A Coarse-Grained Dynamically Reconfigurable Processing Array (RPA) for Multimedia Application | |
Yamamoto et al. | A vector-parallel FFT with a user-specifiable data distribution scheme | |
GB2459339A (en) | Pipelined 2D fast Fourier transform with three permutation stages, two FFT processor units and a twiddle factor unit. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20150609 Year of fee payment: 4 |
|
LAPS | Lapse due to unpaid annual fee |