KR101100763B1 - 엠아이엠 캐패시터 제조 방법 - Google Patents
엠아이엠 캐패시터 제조 방법 Download PDFInfo
- Publication number
- KR101100763B1 KR101100763B1 KR1020040100310A KR20040100310A KR101100763B1 KR 101100763 B1 KR101100763 B1 KR 101100763B1 KR 1020040100310 A KR1020040100310 A KR 1020040100310A KR 20040100310 A KR20040100310 A KR 20040100310A KR 101100763 B1 KR101100763 B1 KR 101100763B1
- Authority
- KR
- South Korea
- Prior art keywords
- capacitor
- dielectric film
- present
- breakdown voltage
- manufacturing
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (7)
- TiN으로 각각 이루어진 상부전극과 하부전극 사이에 SixNy으로 이루어진 유전체막이 형성된 엠아이엠 캐패시터 제조 방법에 있어서,상기 SixNy 중 N 성분의 함량을 증가시켜 상기 유전체막의 Si-H/N-H의 성분비를 0.7 이하로 조절하여 상기 유전체막의 브레이크다운 전압을 조절하는 단계를 포함하며,상기 유전체막은 100Å~650Å의 두께로 형성되는 것을 특징으로 하는 엠아이엠 캐패시터 제조 방법.
- 제 1항에 있어서, 상기 유전체막의 Si-H/N-H의 성분비를 0.036으로 설정함을 특징으로 하는 엠아이엠 캐패시터 제조 방법.
- 제 1항에 있어서, 상기 유전체막의 Si-H/N-H의 성분비를 0.695으로 설정함을 특징으로 하는 엠아이엠 캐패시터 제조 방법.
- 삭제
- 제 1항에 있어서, 상기 유전체막은 플라즈마 화학기상증착 공정으로 증착함을 특징으로 하는 엠아이엠 캐패시터 제조 방법.
- 삭제
- 삭제
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040100310A KR101100763B1 (ko) | 2004-12-02 | 2004-12-02 | 엠아이엠 캐패시터 제조 방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040100310A KR101100763B1 (ko) | 2004-12-02 | 2004-12-02 | 엠아이엠 캐패시터 제조 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20060061529A KR20060061529A (ko) | 2006-06-08 |
KR101100763B1 true KR101100763B1 (ko) | 2012-01-02 |
Family
ID=37157926
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020040100310A KR101100763B1 (ko) | 2004-12-02 | 2004-12-02 | 엠아이엠 캐패시터 제조 방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101100763B1 (ko) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6566186B1 (en) * | 2000-05-17 | 2003-05-20 | Lsi Logic Corporation | Capacitor with stoichiometrically adjusted dielectric and method of fabricating same |
KR20040060477A (ko) * | 2002-12-30 | 2004-07-06 | 동부전자 주식회사 | 반도체 커패시터의 제조 방법 |
KR20040061621A (ko) * | 2002-12-31 | 2004-07-07 | 동부전자 주식회사 | Mim 캐패시터 제조 방법 |
US7268038B2 (en) | 2004-11-23 | 2007-09-11 | Newport Fab, Llc | Method for fabricating a MIM capacitor having increased capacitance density and related structure |
-
2004
- 2004-12-02 KR KR1020040100310A patent/KR101100763B1/ko active IP Right Grant
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6566186B1 (en) * | 2000-05-17 | 2003-05-20 | Lsi Logic Corporation | Capacitor with stoichiometrically adjusted dielectric and method of fabricating same |
KR20040060477A (ko) * | 2002-12-30 | 2004-07-06 | 동부전자 주식회사 | 반도체 커패시터의 제조 방법 |
KR20040061621A (ko) * | 2002-12-31 | 2004-07-07 | 동부전자 주식회사 | Mim 캐패시터 제조 방법 |
US7268038B2 (en) | 2004-11-23 | 2007-09-11 | Newport Fab, Llc | Method for fabricating a MIM capacitor having increased capacitance density and related structure |
Also Published As
Publication number | Publication date |
---|---|
KR20060061529A (ko) | 2006-06-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Yu et al. | A high-density MIM capacitor (13 fF/μm 2) using ALD HfO 2 dielectrics | |
US7915135B2 (en) | Method of making multi-layer structure for metal-insulator-metal capacitor | |
Singh et al. | High and low dielectric constant materials | |
US6436787B1 (en) | Method of forming crown-type MIM capacitor integrated with the CU damascene process | |
Hu et al. | MIM capacitors using atomic-layer-deposited high-/spl kappa/(HfO 2)/sub 1-x/(Al 2 O 3)/sub x/dielectrics | |
US7679124B2 (en) | Analog capacitor and method of manufacturing the same | |
US20060008978A1 (en) | Decoupling capacitor for high frequency noise immunity | |
US11121208B2 (en) | MIM capacitor and method of forming the same | |
Ng et al. | Characterization and comparison of PECVD silicon nitride and silicon oxynitride dielectric for MIM capacitors | |
US20080001292A1 (en) | Hermetic Passivation Layer Structure for Capacitors with Perovskite or Pyrochlore Phase Dielectrics | |
KR100480603B1 (ko) | 일정한 커패시턴스를 갖는 금속-절연체-금속 커패시터를 포함하는 반도체 소자 | |
US7855431B2 (en) | Capacitor unit and method of forming the same | |
US20090296314A1 (en) | Capacitor of semiconductor device and manufacturing method thereof | |
US20050124113A1 (en) | Method for fabricating semiconductor device | |
US20190229053A1 (en) | Metal-insulator-metal capacitor structure and manufacturing method thereof | |
US6680130B2 (en) | High K dielectric material and method of making a high K dielectric material | |
KR101100763B1 (ko) | 엠아이엠 캐패시터 제조 방법 | |
CN108257942B (zh) | 半导体结构及其形成方法 | |
EP1113498A2 (en) | Voltage variable capacitor with improved c-v linearity | |
KR100685635B1 (ko) | 반도체 소자의 엠아이엠 캐패시터 형성방법 및 엠아이엠캐패시터 | |
KR20070045722A (ko) | 고전압용 mim 커패시터 및 그 제조 방법 | |
US8901705B2 (en) | 3D integration of a MIM capacitor and a resistor | |
KR101097988B1 (ko) | 엠아이엠 캐패시터 어레이 제조 방법 | |
KR101057694B1 (ko) | 적층형 엠아이엠 캐패시터 | |
Krause et al. | Ultra-thin capacitors based on carbon nanofibers with ultra-high capacitance density |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20141119 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20151118 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20161118 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20171117 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20181120 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20191119 Year of fee payment: 9 |