KR100976409B1 - Method of forming silicon quantum dot for semiconductor device - Google Patents

Method of forming silicon quantum dot for semiconductor device Download PDF

Info

Publication number
KR100976409B1
KR100976409B1 KR1020030049262A KR20030049262A KR100976409B1 KR 100976409 B1 KR100976409 B1 KR 100976409B1 KR 1020030049262 A KR1020030049262 A KR 1020030049262A KR 20030049262 A KR20030049262 A KR 20030049262A KR 100976409 B1 KR100976409 B1 KR 100976409B1
Authority
KR
South Korea
Prior art keywords
silicon quantum
size
quantum dots
silicon
oxide film
Prior art date
Application number
KR1020030049262A
Other languages
Korean (ko)
Other versions
KR20050009901A (en
Inventor
최세경
Original Assignee
주식회사 하이닉스반도체
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 하이닉스반도체 filed Critical 주식회사 하이닉스반도체
Priority to KR1020030049262A priority Critical patent/KR100976409B1/en
Publication of KR20050009901A publication Critical patent/KR20050009901A/en
Application granted granted Critical
Publication of KR100976409B1 publication Critical patent/KR100976409B1/en

Links

Images

Abstract

The present invention provides a method for easily forming a silicon quantum dot having an appropriate size and uniformity of 10 nm or less in the manufacture of a semiconductor device.

The present invention comprises the steps of forming an oxygen ion layer in the silicon substrate; Patterning the substrate to expose the surface of the oxygen ion layer to form a silicon quantum dot having a first size; Oxidizing the silicon quantum dots and the oxygen ion layer to reduce the silicon quantum dots to a second size smaller than the first size and simultaneously forming a first oxide film to separate the substrate from the silicon quantum dots; Forming a second oxide film on the first oxide film; Implanting fluorine ions into the first and second oxide films; And depositing a gate material layer on the second oxide layer and simultaneously oxidizing the silicon quantum dots to reduce the silicon quantum dots to a third size smaller than the second size. Here, the first size of the silicon quantum dots is about 100 nm, the second size is about 40-50 nm, and the third size is about 10 nm or less.

Silicon, quantum dots, fluorine, ion implantation, lithography

Description

Silicon quantum dot formation method of a semiconductor device {METHOD OF FORMING SILICON QUANTUM DOT FOR SEMICONDUCTOR DEVICE}             

1A to 1F are cross-sectional views illustrating a method of forming silicon quantum dots in a semiconductor device according to an embodiment of the present invention.

2A and 2B show changes in bonding of oxide films during F ion implantation.

3 is a graph showing a comparison between gate voltage (Vg) and drain current (Id) characteristics when and without implantation of F ions;

※ Explanation of symbols for main parts of drawing

10: semiconductor substrate 10A: silicon quantum dots

11: pad oxide film 12: oxygen ion

12A: oxygen ion layer 12B: first oxide film

13: 2nd oxide film 14: F ion

15: metal film

BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to semiconductor device manufacturing technology, and more particularly, to a method of forming silicon quantum dots in a semiconductor device.

The development of non-volatile memory devices is applying silicon quantum dots as the development of nano technology is urgent due to the ultra-high integration and ultra-high speed of semiconductor devices.

Silicon quantum dots are formed in an island form on the oxide layer by using a lithography process and an etching process, or by implanting silicon ions into the oxide layer and performing heat treatment at a high temperature of about 1000 ° C. or more.

On the other hand, in order for silicon quantum dots to operate stably at room temperature, it is important to secure a size and uniformity of about 10 nm or less. However, in case of applying lithography and etching process, it is easy to secure uniformity but only 100nm size quantum dots can be formed, so it is difficult to secure proper size.In case of applying ion implantation and heat treatment, quantum dots below 10nm are formed. Yes, but it is difficult to ensure uniformity.

The present invention has been proposed to solve the above problems of the prior art, and provides a method for easily forming a silicon quantum dot having an appropriate size and uniformity of 10 nm or less in the manufacture of a semiconductor device. have.

According to an aspect of the present invention for achieving the above technical problem, the object of the present invention is the step of forming an oxygen ion layer in the silicon substrate; Patterning the substrate to expose the surface of the oxygen ion layer to form a silicon quantum dot having a first size; Oxidizing the silicon quantum dots and the oxygen ion layer to reduce the silicon quantum dots to a second size smaller than the first size and simultaneously forming a first oxide film to separate the substrate from the silicon quantum dots; Forming a second oxide film on the first oxide film; Implanting fluorine ions into the first and second oxide films; And depositing a gate material layer on the second oxide layer and simultaneously oxidizing the silicon quantum dots to reduce the silicon quantum dots to a third size smaller than the second size.

Here, the first size of the silicon quantum dots is about 100 nm, the second size is about 40-50 nm, and the third size is about 10 nm or less.

Hereinafter, preferred embodiments of the present invention will be introduced in order to enable those skilled in the art to more easily carry out the present invention.

1A to 1F are cross-sectional views illustrating a method of forming silicon quantum dots in a semiconductor device according to an embodiment of the present invention.

As shown in FIG. 1A, a pad oxide film 11 is formed on a silicon substrate 10, and oxygen ions 12 are injected into the substrate 10 to form an oxygen ion layer 12A in the substrate 10. . Next, as shown in FIG. 1B, the pad oxide layer 11 is removed, and the substrate 10 is patterned so that the surface of the oxygen ion layer 12A is exposed by lithography and etching to form a first substrate having a thickness of about 100 nm. A silicon quantum dot 10A having a size S1 is formed uniformly.

As shown in FIG. 1C, the silicon quantum dot 10A and the oxygen ion layer 12A are oxidized by an oxidation process to reduce the silicon quantum dot 10A to a second size of about 40 to 50 nm, and at the same time, A first oxide film 12B surrounding 10A is formed to separate the substrate 10 and the silicon quantum dots 10A. Next, as shown in FIG. 1D, a second oxide film 13 is formed on the first oxide film 12B so as to fill the space between the first oxide films 12B.

As shown in FIG. 1E, after implanting F ions 14 into the first and second oxide films 12B and 13, as shown in FIG. 1F, as a gate material on the second oxide film 13. While depositing the metal film 15, the silicon quantum dots 10A are oxidized to reduce the silicon quantum dots 10A to a third size S3 of 10 nm or less.

That is, due to the diffusion of the F ions implanted into the oxide films 12B and 13, as illustrated in FIGS. 2A and 2B, the F ions are separated from the silicon-oxygen (Si-O) bonds in the oxide films 12B and 13. Substitute O to separate O, and the separated O is not shown, but combines with Si of silicon quantum dot 10A to oxidize silicon quantum dot 10A again to reduce the size of silicon quantum dot 10A to 10 nm or less. 3 sizes (S3) can be reduced.

According to the above embodiment, silicon quantum dots can be uniformly formed to an appropriate size of 10 nm or less by implanting F ions into the oxide film in parallel with the patterning process by the photolithography and etching process and the ion implantation and oxidation process. Quantum dots can operate stably at room temperature.

In addition, when the transistor is manufactured by applying the silicon quantum dots, characteristics such as mobility, hot carrier, and gate induced drain leakage (GIDL) of the transistor are improved by the F ions implanted in the oxide film. As a result, as shown in Fig. 3, excellent current characteristics can be obtained.

The present invention described above is not limited to the above-described embodiments and the accompanying drawings, and various substitutions, modifications, and changes are possible in the art without departing from the technical spirit of the present invention. It will be clear to those of ordinary knowledge.

In the present invention described above, the silicon quantum dots are formed to have an appropriate size and uniformity of 10 nm or less by applying F ions, thereby ensuring stable operating characteristics of the silicon quantum dots and obtaining excellent device characteristics.

Claims (4)

Forming an oxygen ion layer in the silicon substrate; Patterning the substrate to expose the surface of the oxygen ion layer to form a silicon quantum dot having a first size; Oxidizing the silicon quantum dots and the oxygen ion layer to reduce the silicon quantum dots to a second size smaller than the first size and simultaneously forming a first oxide film to separate the substrate from the silicon quantum dots; Forming a second oxide film on the first oxide film; Implanting fluorine ions into the first and second oxide films; And Depositing a gate material layer on the second oxide layer and simultaneously oxidizing the silicon quantum dots to reduce the silicon quantum dots to a third size smaller than the second size. The method of claim 1, Wherein the first size of the silicon quantum dots is 100 nm. The method according to claim 1 or 2, And the second size of the silicon quantum dots is 40 to 50 nm. The method of claim 3, wherein And the third size of the silicon quantum dots is 1 nm to 10 nm.
KR1020030049262A 2003-07-18 2003-07-18 Method of forming silicon quantum dot for semiconductor device KR100976409B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020030049262A KR100976409B1 (en) 2003-07-18 2003-07-18 Method of forming silicon quantum dot for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020030049262A KR100976409B1 (en) 2003-07-18 2003-07-18 Method of forming silicon quantum dot for semiconductor device

Publications (2)

Publication Number Publication Date
KR20050009901A KR20050009901A (en) 2005-01-26
KR100976409B1 true KR100976409B1 (en) 2010-08-17

Family

ID=37222485

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020030049262A KR100976409B1 (en) 2003-07-18 2003-07-18 Method of forming silicon quantum dot for semiconductor device

Country Status (1)

Country Link
KR (1) KR100976409B1 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020153522A1 (en) 2001-04-18 2002-10-24 Kwangju Institute Of Science And Technology Silicon nitride film comprising amorphous silicon quantum dots embedded therein, its fabrication method and light-emitting device using the same
KR100471745B1 (en) 2002-05-10 2005-03-16 재단법인서울대학교산학협력재단 Method for manufacturing quantum dot
KR100545898B1 (en) 2003-07-02 2006-01-25 동부아남반도체 주식회사 Quantum dot formation method of semiconductor device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020153522A1 (en) 2001-04-18 2002-10-24 Kwangju Institute Of Science And Technology Silicon nitride film comprising amorphous silicon quantum dots embedded therein, its fabrication method and light-emitting device using the same
KR100471745B1 (en) 2002-05-10 2005-03-16 재단법인서울대학교산학협력재단 Method for manufacturing quantum dot
KR100545898B1 (en) 2003-07-02 2006-01-25 동부아남반도체 주식회사 Quantum dot formation method of semiconductor device

Also Published As

Publication number Publication date
KR20050009901A (en) 2005-01-26

Similar Documents

Publication Publication Date Title
TWI302355B (en) Method of fabricating a recess channel array transistor
TWI278065B (en) Closed loop CESL high performance CMOS devices
US20060249795A1 (en) Semiconductor device and fabricating method thereof
JP4983025B2 (en) Manufacturing method of semiconductor device
JP2001332547A (en) Semiconductor device and its manufacturing method
JP2005252266A (en) Method for manufacturing memory device having gate containing uniformly distributed, silicon nano-dots
CN114121630A (en) Method for manufacturing gate oxide layer
KR960019649A (en) Manufacturing Method of Semiconductor Device
KR100976409B1 (en) Method of forming silicon quantum dot for semiconductor device
TWI288437B (en) Method to define a pattern having shrunk critical dimension
US20050062104A1 (en) Field effect transistor with a high breakdown voltage and method of manufacturing the same
US20050019991A1 (en) Method of manufacturing semiconductor device having thin film SOI structure
US7898025B2 (en) Semiconductor device having recess gate
KR100913331B1 (en) MOS transistor and method for manufacturing the transistor
JP2004079606A (en) Semiconductor device having high dielectric constant film and its manufacturing method
KR100780620B1 (en) Semiconductor device with recess gate and method for fabricating the same
KR100666933B1 (en) Method for fabricating semiconductor device
KR101050453B1 (en) Manufacturing method of nonvolatile memory device
CN103578947B (en) A kind of high dielectric metal gates manufacture method
KR100702118B1 (en) Method for manufacturing of semiconductor device
JPH04112579A (en) Mos type semiconductor device
TWI600164B (en) Microelectronic structure and method for forming the same
JP4538978B2 (en) Semiconductor device and manufacturing method thereof
KR100823451B1 (en) Semiconductor device and method of manufacturing the semiconductor device
KR100565753B1 (en) Method for forming gate of semi-conductor device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee