KR100764760B1 - Plasma Display Panel and Driving Method Thereof - Google Patents

Plasma Display Panel and Driving Method Thereof Download PDF

Info

Publication number
KR100764760B1
KR100764760B1 KR1020000087091A KR20000087091A KR100764760B1 KR 100764760 B1 KR100764760 B1 KR 100764760B1 KR 1020000087091 A KR1020000087091 A KR 1020000087091A KR 20000087091 A KR20000087091 A KR 20000087091A KR 100764760 B1 KR100764760 B1 KR 100764760B1
Authority
KR
South Korea
Prior art keywords
sustain
electrode
discharge
sustain electrode
plasma display
Prior art date
Application number
KR1020000087091A
Other languages
Korean (ko)
Other versions
KR20020056967A (en
Inventor
최정필
Original Assignee
엘지전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지전자 주식회사 filed Critical 엘지전자 주식회사
Priority to KR1020000087091A priority Critical patent/KR100764760B1/en
Publication of KR20020056967A publication Critical patent/KR20020056967A/en
Application granted granted Critical
Publication of KR100764760B1 publication Critical patent/KR100764760B1/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/20—Constructional details
    • H01J11/22—Electrodes, e.g. special shape, material or configuration
    • H01J11/28—Auxiliary electrodes, e.g. priming electrodes or trigger electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • G09G3/2942—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge with special waveforms to increase luminous efficiency
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • G09G3/2944—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge by varying the frequency of sustain pulses or the number of sustain pulses proportionally in each subfield of the whole frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/20—Constructional details
    • H01J11/22—Electrodes, e.g. special shape, material or configuration
    • H01J11/24—Sustain electrodes or scan electrodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Control Of Gas Discharge Display Tubes (AREA)
  • Gas-Filled Discharge Tubes (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

본 발명은 방전효율을 향상시킬 수 있도록 한 플라즈마 디스플레이 패널 및 그 구동방법에 관한 것이다. The present invention relates to a plasma display panel and a driving method thereof for improving the discharge efficiency.

본 발명의 플라즈마 디스플레이 패널은 상부기판 상에 형성됨과 아울러 방전셀의 양측에 형성되는 서스테인전극쌍과, 상기 상부기판에 대향되는 하부기판 상에 상기 서스테인전극쌍과 교차되는 방향으로 형성되는 어드레스전극과, 상기 어드레스전극 상에 유전층이 형성된 후 그 위에 상기 서스테인전극쌍과 나란한 방향으로 형성되는 보조전극을 구비한다. The plasma display panel includes a sustain electrode pair formed on an upper substrate and formed on both sides of a discharge cell, and an address electrode formed on a lower substrate opposite to the upper substrate in a direction crossing the sustain electrode pair. And an auxiliary electrode formed on the address electrode in a direction parallel to the sustain electrode pair.

Description

플라즈마 디스플레이 패널 및 그 구동방법{Plasma Display Panel and Driving Method Thereof} Plasma Display Panel and Driving Method Thereof             

도 1은 종래의 3전극 교류 면방전형 플라즈마 디스플레이 패널을 나타내는 사시도. 1 is a perspective view showing a conventional three-electrode AC surface discharge type plasma display panel.

도 2는 도 1에 도시된 플라즈마 디스플레이 패널의 전극배치를 나타내는 평면도. FIG. 2 is a plan view showing an electrode arrangement of the plasma display panel shown in FIG. 1. FIG.

도 3은 도 1에 도시된 플라즈마 디스플레이 패널에 공급되는 구동파형을 나타내는 파형도. FIG. 3 is a waveform diagram illustrating a driving waveform supplied to the plasma display panel shown in FIG. 1.

도4는 도 1에 도시된 플라즈마 디스플레이 패널의 서스테인 방전과정을 나타내는 도면. 4 is a diagram illustrating a sustain discharge process of the plasma display panel shown in FIG. 1;

도 5는 본 발명의 실시예에 의한 플라즈마 디스플레이 패널을 나타내는 단면도. 5 is a cross-sectional view showing a plasma display panel according to an embodiment of the present invention.

도 6은 도 5에 도시된 플라즈마 디스플레이 패널의 전극구조를 나타내는 사시도. FIG. 6 is a perspective view illustrating an electrode structure of the plasma display panel shown in FIG. 5.

도 7은 본 발명의 다른 실시예에 의한 플라즈마 디스플레이 패널을 나타내는 단면도. 7 is a cross-sectional view showing a plasma display panel according to another embodiment of the present invention.                 

도 8은 도 5에 도시된 플라즈마 디스플레이 패널에 공급되는 구동파형을 나타내는 파형도. FIG. 8 is a waveform diagram illustrating a driving waveform supplied to the plasma display panel shown in FIG. 5.

도 9는 도 5에 도시된 플라즈마 디스플레이 패널의 서스테인 방전과정을 나타내는 단면도.
9 is a cross-sectional view illustrating a sustain discharge process of the plasma display panel illustrated in FIG. 5.

< 도면의 주요 부분에 대한 부호의 설명 ><Description of Symbols for Main Parts of Drawings>

10,30 : 상부기판 12Y,32Y : 주사/서스테인전극10,30: upper substrate 12Y, 32Y: scan / sustain electrode

12Z,32Z : 공통서스테인전극 14,22,34,38,48 : 유전체층12Z, 32Z: common sustain electrode 14, 22, 34, 38, 48: dielectric layer

16,36 : 보호막 18,40 : 하부기판16,36: protective film 18,40: lower substrate

20X,42X : 어드레스전극 24 : 격벽20X, 42X: address electrode 24: partition wall

26 : 형광체층 44P : 보조전극
26: phosphor layer 44P: auxiliary electrode

본 발명은 플라즈마 디스플레이 패널 및 그 구동방법에 관한 것으로 특히, 방전효율을 향상시킬 수 있도록 한 플라즈마 디스플레이 패널 및 그 구동방법에 관한 것이다. BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a plasma display panel and a driving method thereof, and more particularly, to a plasma display panel and a driving method thereof capable of improving discharge efficiency.

플라즈마 디스플레이 패널(Plasma Display Panel : 이하 "PDP"라 함)은 가스방전에 의해 발생되는 진공 자외선이 형광체를 여기시킬 때 형광체로부터 가시광선 이 발생되는 것을 이용한 표시장치이다. PDP는 지금까지 표시수단의 주종을 이루어왔던 음극선관(Cathode Ray Tube : CRT)에 비해 두께가 얇고 가벼우며, 고선명 대형화면의 구현이 가능하다는 점등의 장점이 있다. PDP는 매트릭스 형태로 배열된 다수의 방전셀들로 구성되며, 하나의 방전셀은 화면의 한 화소를 이루게 된다. Plasma Display Panel (hereinafter referred to as "PDP") is a display device using visible light generated from a phosphor when vacuum ultraviolet rays generated by gas discharge excite the phosphor. PDP is thinner and lighter than Cathode Ray Tube (CRT), which has been the mainstay of display means, and has the advantage of being able to realize high definition large screen. PDP is composed of a plurality of discharge cells arranged in a matrix form, one discharge cell constitutes a pixel of the screen.

도 1은 종래의 3전극 교류 면방전형 PDP의 방전셀 구조를 도시한 사시도이다.1 is a perspective view showing a discharge cell structure of a conventional three-electrode AC surface discharge type PDP.

도 1을 참조하면, 종래의 3전극 교류 면방전형 PDP의 방전셀은 상부기판(10) 상에 형성되어진 주사/서스테인전극(12Y) 및 공통서스테인전극(12Z)과, 하부기판(18) 상에 형성되어진 어드레스전극(20X)을 구비한다. 주사/서스테인전극(12Y)과 공통서스테인전극(12Z)이 나란하게 형성된 상부기판(10)에는 상부 유전체층(14)과 보호막(16)이 적층된다. 상부 유전체층(14)에는 플라즈마 방전시 발생된 벽전하가 축적된다. 보호막(16)은 플라즈마 방전시 발생된 스퍼터링에 의한 상부 유전체층(14)의 손상을 방지함과 아울러 2차 전자의 방전 효율을 높이게 된다. 보호막(16)으로는 통상 산화마그네슘(MgO)이 이용된다. 어드레스전극(20X)이 형성된 하부기판(18) 상에는 하부 유전체층(22), 격벽(24)이 형성되며, 하부 유전체층(22)과 격벽(24) 표면에는 형광체층(26)이 도포된다. 어드레스전극(20X)은 주사/서스테인전극(12Y) 및 공통서스테인전극(12Z)과 교차되는 방향으로 형성된다. 격벽(24)은 어드레스전극(20X)과 나란하게 형성되어 방전에 의해 생성된 자외선 및 가시광이 인접한 방전셀에 누설되는 것을 방지한다. 형광체층(26)은 플라즈마 방전시 발생된 자외선에 의해 여기되어 적색, 녹색 또는 청 색 중 어느 하나의 가시광선을 발생하게 된다. 상부기판(10)/하부기판(18)과 격벽(24) 사이에 마련된 방전공간에는 가스방전을 위한 불활성 가스가 주입된다. Referring to FIG. 1, a discharge cell of a conventional three-electrode AC surface discharge type PDP includes a scan / sustain electrode 12Y and a common sustain electrode 12Z formed on an upper substrate 10, and a lower substrate 18. The formed address electrode 20X is provided. The upper dielectric layer 14 and the passivation layer 16 are stacked on the upper substrate 10 having the scan / sustain electrode 12Y and the common sustain electrode 12Z side by side. In the upper dielectric layer 14, wall charges generated during plasma discharge are accumulated. The protective layer 16 prevents damage to the upper dielectric layer 14 due to sputtering generated during plasma discharge and increases discharge efficiency of secondary electrons. As the protective film 16, magnesium oxide (MgO) is usually used. The lower dielectric layer 22 and the partition wall 24 are formed on the lower substrate 18 on which the address electrode 20X is formed, and the phosphor layer 26 is coated on the surfaces of the lower dielectric layer 22 and the partition wall 24. The address electrode 20X is formed in the direction crossing the scan / sustain electrode 12Y and the common sustain electrode 12Z. The partition wall 24 is formed in parallel with the address electrode 20X to prevent ultraviolet rays and visible light generated by the discharge from leaking to the adjacent discharge cells. The phosphor layer 26 is excited by ultraviolet rays generated during plasma discharge to generate visible light of any one of red, green, and blue. Inert gas for gas discharge is injected into the discharge space provided between the upper substrate 10 / lower substrate 18 and the partition wall 24.

이러한 방전셀은 도 2에 도시된 바와 같이 매트릭스 형태로 배치된다. 도 2에서 방전셀(1)은 주사/서스테인전극라인(Y1 내지 Ym), 공통서스테인전극라인(Z1 내지 Zm) 및 어드레스전극라인(X1 내지 Xn)의 교차부에 마련된다. 주사/서스테인전극라인(Y1 내지 Ym)은 순차적으로 구동되고, 공통서스테인전극라인(Z1 내지 Zm)은 공통적으로 구동된다. 어드레스전극라인들(X1 내지 Xn)은 기수번째 라인들과 우수번째 라인들로 분할되어 구동된다.These discharge cells are arranged in a matrix form as shown in FIG. In FIG. 2, the discharge cells 1 are provided at the intersections of the scan / sustain electrode lines Y1 to Ym, the common sustain electrode lines Z1 to Zm, and the address electrode lines X1 to Xn. The scan / sustain electrode lines Y1 to Ym are sequentially driven, and the common sustain electrode lines Z1 to Zm are commonly driven. The address electrode lines X1 to Xn are driven by being divided into odd-numbered lines and even-numbered lines.

이러한 3전극 교류 면방전형 PDP는 다수개의 서브필드로 분리되어 구동되고, 각 서브필드기간에는 비디오 데이터의 가중치에 비례시킨 횟수의 발광이 진행됨으로써 계조표시가 행해지게 된다. 실례로, 8비트의 비디오 데이터를 이용하여 256 계조로 화상이 표시되는 경우 각 방전셀(1)에서의 1 프레임 표시기간(예를 들면, 1/60초=약 16.7msec)은 8개의 서브필드(SF1 내지 SF8)로 분할된다. 각 서브필드(SF1 내지 SF8)는 다시 리셋 기간, 어드레스 기간 및 서스테인 기간으로 분할하고, 서스테인 기간에 1:2:4:8:…:128의 비율로 가중치를 부여하게 된다. 여기서, 리셋기간은 방전셀을 초기화하는 기간이고, 어드레스기간은 비디오데이터의 논리값에 따라 선택적인 어드레스방전이 발생하게 하는 기간이며, 서스테인 기간은 상기 어드레스방전이 발생된 방전셀에서 방전이 유지되게 하는 기간이다. 리셋 기간과 어드레스기간은 각 서브필드 기간에 동일하게 할당된다. The three-electrode AC surface discharge type PDP is driven by being divided into a plurality of subfields, and gray scale display is performed by emitting light a number of times proportional to the weight of video data in each subfield period. For example, when an image is displayed in 256 gray scales using 8-bit video data, one frame display period (for example, 1/60 second = approximately 16.7 msec) in each discharge cell 1 is divided into eight subfields. Divided by (SF1 to SF8). Each subfield SF1 to SF8 is further divided into a reset period, an address period and a sustain period, and 1: 2: 4: 8:... The weight is given at the ratio of 128. Here, the reset period is a period for initializing the discharge cells, the address period is a period for causing selective address discharge according to the logic value of the video data, and the sustain period is such that discharge is maintained in the discharge cells in which the address discharge has occurred. It is a period. The reset period and the address period are equally assigned to each subfield period.

도 3은 종래의 PDP의 구동방법에 따른 파형도를 나타내는 도면이다. 3 is a view showing a waveform diagram according to a conventional method for driving a PDP.

도 3를 참조하면, 리셋기간에는 주사/서스테인전극라인들(Y1 내지 Ym)에 리셋펄스(R)가 공급된다. 이러한 리셋펄스(R)에 의해 모든 방전셀들에서 리셋방전이 발생되게 함으로써 방전셀들을 초기화한다. 어드레스기간에서는 주사/서스테인전극라인들(Y1 내지 Ym)에 순차적으로 주사펄스(SP)를 공급함과 아울러 주사펄스(SP)에 동기되는 데이터펄스(DP)를 어드레스전극라인들(X1 내지 Xn)에 공급함으로써 선택적인 어드레스방전이 발생되게 한다. 이어서, 서스테인 기간에서 주사/서스테인전극라인들(Y1 내지 Ym)과 공통서스테인전극라인들(Z1 내지 Zm)에 교번적으로 서스테인펄스(SUSPy, SUSPz)를 공급함으로써 상기 어드레스방전이 발생된 방전셀들에서 서스테인 방전이 소정의 기간동안 유지되게 한다.Referring to FIG. 3, the reset pulse R is supplied to the scan / sustain electrode lines Y1 to Ym during the reset period. By the reset pulse R, the reset discharge is generated in all the discharge cells, thereby initializing the discharge cells. In the address period, the scan pulse SP is sequentially supplied to the scan / sustain electrode lines Y1 to Ym, and the data pulse DP synchronized with the scan pulse SP is applied to the address electrode lines X1 to Xn. Supply causes selective address discharge to occur. Subsequently, in the sustain period, the discharge cells in which the address discharge is generated by alternately supplying sustain pulses SUSPy and SUSPz to the scan / sustain electrode lines Y1 to Ym and the common sustain electrode lines Z1 to Zm. At the sustain discharge is maintained for a predetermined period of time.

하지만, 이와 같은 종래의 PDP에서 서스테인 방전은 도 4와 같이 주사/서스테인전극(Y)과 공통서스테인전극(Z) 사이에서 시작되어 전극들(Y,Z)의 표면을 따라 확산된다. 이에 따라, 서스테인 방전에 의해 생성된 많은 양의 자외선이 형광체를 여기시키지 못하고 전극들(Y,Z)의 표면으로 흡수되어 휘도가 저하되는 문제점이 있다. 또한, 넓은 방전공간에서 서스테인 방전이 일어나지 못하고 전극들(Y,Z)의 표면에서 서스테인 방전이 일어나기 때문에 방전효율이 저하되는 문제점이 있다.
However, in the conventional PDP, the sustain discharge starts between the scan / sustain electrode Y and the common sustain electrode Z and spreads along the surfaces of the electrodes Y and Z as shown in FIG. Accordingly, a large amount of ultraviolet light generated by the sustain discharge does not excite the phosphor and is absorbed onto the surfaces of the electrodes Y and Z, thereby degrading luminance. In addition, since sustain discharge does not occur in a wide discharge space and sustain discharge occurs on the surfaces of the electrodes Y and Z, the discharge efficiency is deteriorated.

따라서, 본 발명의 목적은 방전효율을 향상시킬 수 있도록 한 플라즈마 디스플레이 패널 및 그 구동방법을 제공하는데 있다.
Accordingly, it is an object of the present invention to provide a plasma display panel and a driving method thereof which can improve discharge efficiency.

상기 목적을 달성하기 위하여 본 발명의 플라즈마 디스플레이 패널은 상부기판 상에 형성됨과 아울러 방전셀의 양측에 형성되는 서스테인전극쌍과, 상기 상부기판에 대향되는 하부기판 상에 상기 서스테인전극쌍과 교차되는 방향으로 형성되는 어드레스전극과, 상기 어드레스전극 상에 유전층이 형성된 후 그 위에 상기 서스테인전극쌍과 나란한 방향으로 형성되는 보조전극을 구비한다. In order to achieve the above object, the plasma display panel of the present invention is formed on an upper substrate and has a sustain electrode pair formed on both sides of a discharge cell, and a direction in which the sustain electrode pair is crossed on a lower substrate opposite to the upper substrate. And an auxiliary electrode formed in a direction parallel to the sustain electrode pair after the dielectric layer is formed on the address electrode.

본 발명의 플라즈마 디스플레이 패널의 구동방법은 방전셀을 계조에 따라 방전시키는 서스테인 기간동안 서스테인전극쌍에 교번적으로 서스테인펄스가 공급되는 단계와, 상기 서스테인 기간동안 보조전극에 직류전압이 공급되는 단계를 포함한다. In the driving method of the plasma display panel of the present invention, the sustain pulses are alternately supplied to the pair of sustain electrodes during the sustain period in which the discharge cells are discharged in accordance with the gray scale, and the DC voltage is supplied to the auxiliary electrodes during the sustain period. Include.

상기 목적 외에 본 발명의 다른 목적 및 특징들은 첨부도면을 참조한 실시예에 대한 설명을 통하여 명백하게 드러나게 될 것이다.Other objects and features of the present invention in addition to the above objects will become apparent from the description of the embodiments with reference to the accompanying drawings.

이하 도 5 내지 9를 참조하여 본 발명의 바람직한 실시예에 대하여 설명하기로 한다. Hereinafter, exemplary embodiments of the present invention will be described with reference to FIGS. 5 to 9.

도 5 및 도 6은 본 발명의 실시예에 의한 플라즈마 디스플레이 패널을 나타내는 단면도 및 사시도이다. 5 and 6 are a cross-sectional view and a perspective view showing a plasma display panel according to an embodiment of the present invention.

도 5 및 도 6을 참조하면, 본 발명의 실시예에 의한 PDP의 방전셀은 상부기판(30) 상에 형성되어진 주사/서스테인전극(32Y) 및 공통서스테인전극(32Z)과, 하부기판(40) 상에 형성되어진 어드레스전극(42X) 및 보조전극(44P)을 구비한다. 주사/서스테인전극(32Y)과 공통서스테인전극(32Z)이 나란하게 형성된 상부기판(30)에는 상부 유전체층(34)과 보호막(36)이 적층된다. 상부 유전체층(34)에는 플라즈마 방전시 발생된 벽전하가 축적된다. 보호막(36)은 플라즈마 방전시 발생된 스퍼터링에 의한 상부 유전체층(34)의 손상을 방지함과 아울러 2차 전자의 방전 효율을 높이게 된다. 보호막(36)으로는 통상 산화마그네슘(MgO)이 이용된다. 어드레스전극(42X)은 주사/서스테인전극(32Y) 및 공통서스테인전극(32Z)과 교차되는 방향으로 형성된다. 어드레스전극(42X) 상에는 어드레스전극(42X)을 덮도록 하부 유전체층(38)이 형성되고, 하부 유전체층(38) 상에는 보조전극(44P)이 형성된다. 보조전극(44P)은 주사/서스테인전극(32Y) 및 공통서스테인전극(32Z)과 나란한 방향으로 형성된다. 이와 같은 보조전극(44P)은 방전셀의 중심부에 형성된다. 하부 유전체층(38) 상에는 도시되지 않은 격벽이 형성되며, 하부 유전체층(38)과 격벽의 표면에는 도시되지 않은 형광체층이 도포된다. 한편, 보조전극(44P) 상에는 도 7과 같이 보조전극(44P)을 덮도록 유전체층(48)이 형성될 수 있다. 5 and 6, the discharge cells of the PDP according to the embodiment of the present invention are the scan / sustain electrode 32Y and the common sustain electrode 32Z formed on the upper substrate 30, and the lower substrate 40. ) Is formed on the address electrode 42X and the auxiliary electrode 44P. The upper dielectric layer 34 and the passivation layer 36 are stacked on the upper substrate 30 having the scan / sustain electrode 32Y and the common sustain electrode 32Z side by side. Wall charges generated during plasma discharge are accumulated in the upper dielectric layer 34. The protective layer 36 prevents damage to the upper dielectric layer 34 due to sputtering generated during plasma discharge and increases discharge efficiency of secondary electrons. As the protective film 36, magnesium oxide (MgO) is usually used. The address electrode 42X is formed in the direction crossing the scan / sustain electrode 32Y and the common sustain electrode 32Z. The lower dielectric layer 38 is formed on the address electrode 42X to cover the address electrode 42X, and the auxiliary electrode 44P is formed on the lower dielectric layer 38. The auxiliary electrode 44P is formed in a direction parallel to the scan / sustain electrode 32Y and the common sustain electrode 32Z. The auxiliary electrode 44P is formed at the center of the discharge cell. A partition wall (not shown) is formed on the lower dielectric layer 38, and a phosphor layer (not shown) is applied to the lower dielectric layer 38 and the surfaces of the partition wall. Meanwhile, the dielectric layer 48 may be formed on the auxiliary electrode 44P to cover the auxiliary electrode 44P as shown in FIG. 7.

도 8은 본 발명의 플라즈마 디스플레이 패널의 전극들에 공급되는 구동파형을 나타내는 파형도이다. 8 is a waveform diagram illustrating driving waveforms supplied to electrodes of the plasma display panel of the present invention.

도 8을 참조하면, 본 발명의 PDP는 방전셀을 초기화하기 위한 리셋기간, 방전셀을 선택하기 위한 어드레스기간 및 선택된 방전셀을 계조에 따라 발광시키기 위한 서스테인기간으로 나뉘어진다. Referring to FIG. 8, the PDP of the present invention is divided into a reset period for initializing a discharge cell, an address period for selecting a discharge cell, and a sustain period for causing the selected discharge cell to emit light in gray scale.

리셋기간에는 주사서스테인전극(Y)에 리셋펄스(R)가 공급되어 리셋방전이 일어나고, 이 리셋방전에 의해 방전셀이 초기화된다. 어드레스기간에는 주사/서스테인전극(Y)에 순차적으로 주사펄스(SP)가 공급되고, 이 주사펄스(SP)에 동기되는 데이터펄스(DP)가 어드레스전극(X)에 공급된다. 이때, 데이터펄스(DP)가 공급된 방 전셀들에서는 어드레스 방전이 일어난다. 서스테인기간에는 주사/서스테인전극(Y) 및 공통서스테인전극(Z)에 교번적으로 서스테인펄스(SUSPy, SUSPz)가 공급된다. 이와 같은 서스테인 펄스(SUSPy, SUSPz)가 공급되면 어드레스 방전에 의해 선택된 방전셀들에서 서스테인 방전이 일어난다. 한편, 서스테인 기간에 보조전극(P)에는 소정 전압레벨(Vp)을 가지는 직류전압이 공급된다. 이와 같이 보조전극(P)에 소정 전압레벨(Vp)을 가지는 직류전압이 공급되면 서스테인 방전이 넓은 방전공간 상에서 발생하게 된다. 이를 위해, 보조전극(P)의 전압레벨(Vp)은 0볼트 내지 서스테인펄스의 전압 사이에서 설정된다. In the reset period, the reset pulse R is supplied to the scan sustain electrode Y to reset discharge, and the discharge cell is initialized by the reset discharge. In the address period, the scan pulse SP is sequentially supplied to the scan / sustain electrode Y, and the data pulse DP synchronized with the scan pulse SP is supplied to the address electrode X. At this time, address discharge occurs in the discharge cells supplied with the data pulse DP. In the sustain period, sustain pulses SUSPy and SUSPz are alternately supplied to the scan / sustain electrode Y and the common sustain electrode Z. When such sustain pulses SUSPy and SUSPz are supplied, sustain discharge occurs in the discharge cells selected by the address discharge. On the other hand, a DC voltage having a predetermined voltage level Vp is supplied to the auxiliary electrode P in the sustain period. As such, when a DC voltage having a predetermined voltage level Vp is supplied to the auxiliary electrode P, the sustain discharge is generated in a wide discharge space. To this end, the voltage level Vp of the auxiliary electrode P is set between a voltage of 0 volts to a sustain pulse.

주사/서스테인전극(32Y)에 300볼트의 서스테인 펄스가 공급되고 공통서스테인전극(32Z)이 기저전위를 유지할 때 보조전극(44P)에 150볼트의 전압이 공급된다고 가정하여 서스테인 방전과정을 상세히 설명하면 다음과 같다. 먼저, 주사/서스테인전극(32Y)이 공통서스테인전극(32Z) 보다 높은 전압을 가지기 때문에 음전하들이 공통서스테인전극(32Z)으로부터 주사/서스테인전극(32Y)으로 이동한다. 이때, 보조전극(44P)에 150 볼트의 직류전압이 인가되어 있기 때문에 음전하들은 바로 주사/서스테인전극(32Y)으로 이동하지 않고 도 9와 같이 보조전극(44P)의 당기는 힘에 의해 넓은 방전공간을 이동하게 된다. 따라서, 본 발명의 서스테인 방전은 넓은 방전공간 상에서 일어나게 된다. 한편, 보조전극(44P)은 주사/서스테인전극(32Y) 및 공통서스테인전극(32Z)과 나란하게 형성되어 있기 때문에 효율적으로 방전패스를 방전공간상으로 이동시킬 수 있다. The sustain discharge process will be described in detail assuming that a 300 volt sustain pulse is supplied to the scan / sustain electrode 32Y and a 150 volt voltage is supplied to the auxiliary electrode 44P when the common sustain electrode 32Z maintains the base potential. As follows. First, since the scan / sustain electrode 32Y has a higher voltage than the common sustain electrode 32Z, negative charges move from the common sustain electrode 32Z to the scan / sustain electrode 32Y. At this time, since a 150-volt DC voltage is applied to the auxiliary electrode 44P, the negative charges do not move directly to the scan / sustain electrode 32Y, but as shown in FIG. Will move. Therefore, the sustain discharge of the present invention occurs in a wide discharge space. On the other hand, since the auxiliary electrode 44P is formed in parallel with the scan / sustain electrode 32Y and the common sustain electrode 32Z, the discharge path can be efficiently moved to the discharge space.

상술한 바와 같이, 본 발명에 따른 플라즈마 디스플레이 패널 및 그 구동방법에 의하면 하부기판 상에 상부기판의 서스테인전극쌍과 나란하게 보조전극을 형성하고 이 보조전극에 소정 전압레벨을 가지는 직류전압을 공급함으로써 서스테인방전을 넓은 방전공간에서 일으킬 수 있고, 이에 따라 방전효율을 향상시킬 수 있다. 또한, 서스테인 방전이 넓은 방전공간에서 발생되면 전극표면에서 흡수되는 자외선의 양이 최소화되고, 이에 따라 휘도를 향상시킬 수 있다. As described above, according to the plasma display panel and the driving method thereof, an auxiliary electrode is formed on a lower substrate in parallel with a sustain electrode pair of an upper substrate, and a DC voltage having a predetermined voltage level is supplied to the auxiliary electrode. Sustain discharge can be caused in a wide discharge space, thereby improving the discharge efficiency. In addition, when the sustain discharge is generated in a wide discharge space, the amount of ultraviolet light absorbed from the electrode surface is minimized, thereby improving the luminance.

이상 설명한 내용을 통해 당업자라면 본 발명의 기술사상을 일탈하지 아니하는 범위에서 다양한 변경 및 수정이 가능함을 알 수 있을 것이다. 따라서, 본 발명의 기술적 범위는 명세서의 상세한 설명에 기재된 내용으로 한정되는 것이 아니라 특허 청구의 범위에 의해 정하여져야만 할 것이다.Those skilled in the art will appreciate that various changes and modifications can be made without departing from the technical spirit of the present invention. Therefore, the technical scope of the present invention should not be limited to the contents described in the detailed description of the specification but should be defined by the claims.

Claims (6)

상부기판 상에 형성됨과 아울러 방전셀의 양측에 형성되는 서스테인전극쌍과,A pair of sustain electrodes formed on the upper substrate and formed on both sides of the discharge cell; 상기 상부기판에 대향되는 하부기판 상에 상기 서스테인전극쌍과 교차되는 방향으로 형성되는 어드레스전극과,An address electrode formed on the lower substrate opposite to the upper substrate in a direction crossing the sustain electrode pair; 상기 어드레스전극 상에 제 1 유전층이 형성된 후 그 위에 상기 서스테인전극쌍과 나란한 방향으로 형성되는 보조전극을 구비하여 구성된 것을 특징으로 하는 플라즈마 디스플레이 패널. And an auxiliary electrode formed on the address electrode in a direction parallel to the sustain electrode pair after the first dielectric layer is formed thereon. 삭제delete 제 1 항에 있어서,The method of claim 1, 상기 보조전극을 덮도록 형성되는 제 2 유전층을 추가로 구비하여 구성된 것을 특징으로 하는 플라즈마 디스플레이 패널. And a second dielectric layer formed to cover the auxiliary electrode. 제 1 항에 있어서,The method of claim 1, 상기 보조전극은 상기 방전셀의 중앙부에 형성되는 것을 특징으로 하는 플라즈마 디스플레이 패널. And the auxiliary electrode is formed at the center of the discharge cell. 상부기판에 형성되는 서스테인전극쌍과, 하부기판 상에 상기 서스테인전극쌍과 교차되는 방향으로 형성되는 어드레스전극과, 상기 하부기판상에 상기 서스테인전극쌍과 나란하게 형성되는 보조전극을 구비하는 플라즈마 디스플레이 패널의 구동방법에 있어서, A plasma display including a sustain electrode pair formed on an upper substrate, an address electrode formed on a lower substrate in a direction crossing the sustain electrode pair, and an auxiliary electrode formed on the lower substrate in parallel with the sustain electrode pair; In the driving method of the panel, 방전셀을 계조에 따라 방전시키는 서스테인 기간동안 상기 서스테인전극쌍에 교번적으로 서스테인펄스가 공급되는 단계와,Supplying sustain pulses alternately to the sustain electrode pairs during a sustain period in which discharge cells are discharged in gray scale; 상기 서스테인 기간동안 상기 보조전극에 직류전압이 공급되는 단계를 포함하는 것을 특징으로 하는 플라즈마 디스플레이 패널의 구동방법. And supplying a DC voltage to the auxiliary electrode during the sustain period. 제 5 항에 있어서,The method of claim 5, 상기 보조전극에 공급되는 직류전압은 0 볼트 내지 상기 서스테인 펄스의 전압 사이에서 설정되는 것을 특징으로 하는 플라즈마 디스플레이 패널의 구동방법. And a DC voltage supplied to the auxiliary electrode is set between 0 volts and the voltage of the sustain pulse.
KR1020000087091A 2000-12-30 2000-12-30 Plasma Display Panel and Driving Method Thereof KR100764760B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020000087091A KR100764760B1 (en) 2000-12-30 2000-12-30 Plasma Display Panel and Driving Method Thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020000087091A KR100764760B1 (en) 2000-12-30 2000-12-30 Plasma Display Panel and Driving Method Thereof

Publications (2)

Publication Number Publication Date
KR20020056967A KR20020056967A (en) 2002-07-11
KR100764760B1 true KR100764760B1 (en) 2007-10-11

Family

ID=27690011

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020000087091A KR100764760B1 (en) 2000-12-30 2000-12-30 Plasma Display Panel and Driving Method Thereof

Country Status (1)

Country Link
KR (1) KR100764760B1 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990016069A (en) * 1997-08-13 1999-03-05 전주범 Apparatus and method for maintaining a uniform drive voltage of PDP.

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990016069A (en) * 1997-08-13 1999-03-05 전주범 Apparatus and method for maintaining a uniform drive voltage of PDP.

Also Published As

Publication number Publication date
KR20020056967A (en) 2002-07-11

Similar Documents

Publication Publication Date Title
KR100452688B1 (en) Driving method for plasma display panel
KR100438908B1 (en) Driving method of plasma display panel
US7227513B2 (en) Plasma display and driving method thereof
KR100421487B1 (en) Driving Method of Plasma Display Panel
KR100751931B1 (en) Plasma Display Panel and Driving Method thereof
KR100330033B1 (en) Method for Driving Plasma Display Panel
KR100359021B1 (en) Method of Driving Plasma Display Panel
KR100336606B1 (en) Plasma Display Panel and Method of Driving the Same
KR100764760B1 (en) Plasma Display Panel and Driving Method Thereof
KR100389019B1 (en) Reset Circuit in Plasma Display Panel
KR100359017B1 (en) Method for Driving Plasma Display Panel
KR100481215B1 (en) Plasma display panel and driving method thereof
KR100667109B1 (en) Plasma Display Panel and Driving Method thereof
KR100373534B1 (en) Driving Method of Plasma Display Panel
KR100359016B1 (en) Plasma Display Panel and Method of Driving the same
KR100336609B1 (en) Method of Driving Plasma Display Panel
KR100323972B1 (en) Plasma Display Panel And Driving Method Thereof
KR100364398B1 (en) Plasma Display Panel and Driving Method Thereof
KR100373529B1 (en) Plasma Display Panel and Driving Method Thereof
KR100359572B1 (en) Plasma Display Panel
US20070236416A1 (en) Method of driving plasma display panel
KR20020020385A (en) Driving Method of Plasma Display Panel
KR100364668B1 (en) Driving Method of Plasma Display Panel
KR20010104080A (en) Plasma display panel and driving method thereof
KR20030014884A (en) Plasma display panel and driving method thereof

Legal Events

Date Code Title Description
N231 Notification of change of applicant
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee