KR100759087B1 - 플렉시블 기판의 버퍼층 증착 방법 - Google Patents
플렉시블 기판의 버퍼층 증착 방법 Download PDFInfo
- Publication number
- KR100759087B1 KR100759087B1 KR1020070018277A KR20070018277A KR100759087B1 KR 100759087 B1 KR100759087 B1 KR 100759087B1 KR 1020070018277 A KR1020070018277 A KR 1020070018277A KR 20070018277 A KR20070018277 A KR 20070018277A KR 100759087 B1 KR100759087 B1 KR 100759087B1
- Authority
- KR
- South Korea
- Prior art keywords
- stress
- flexible substrate
- buffer layer
- substrate
- thin film
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
Abstract
Description
Claims (6)
- 플렉시블 기판의 버퍼층 증착 방법에 있어서,플렉시블 기판 상에 버퍼층과 상기 플렉시블 기판의 휨을 방지할 수 있는 스트레스 조절층을 교대로 증착하되, 상기 스트레스 조절층은 SiH4, NH3, N2 및 N2O 가스를 이용하여 상기 버퍼층 상에 증착되는 SiON 박막이고, 상기 SiON 박막은 상기 N2O 가스의 양을 변화시켜 기판의 컴프레시브 스트레스(compressive stress) 또는 텐서 스트레스(tenser stress)에 의한 휨을 방지하는 것을 특징으로 하는 플렉시블 기판의 버퍼층 증착 방법.
- 삭제
- 삭제
- 삭제
- 청구항 1에 있어서,상기 기판이 컴프레시브 스트레스(compressive stress)를 받아 휘어진 경우에는, 상기 N2O 가스의 양을 증가시켜 상기 SiON 박막에 의하여 상기 기판이 텐서 스트레스(tenser stress)를 받도록 함으로써, 상기 기판이 휘지 않도록 하는 것을 특징으로 하는 플렉시블 기판의 버퍼층 증착 방법.
- 청구항 1에 있어서,상기 기판이 텐서 스트레스(tenser stress)를 받아 휘어진 경우에는, 상기 N2O 가스의 양을 감소시켜 상기 SiON 박막에 의하여 상기 기판이 컴프레시브 스트레스(compressive stress)를 받도록 함으로써, 상기 기판이 휘지 않도록 하는 것을 특징으로 하는 플렉시블 기판의 버퍼층 증착 방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070018277A KR100759087B1 (ko) | 2007-02-23 | 2007-02-23 | 플렉시블 기판의 버퍼층 증착 방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070018277A KR100759087B1 (ko) | 2007-02-23 | 2007-02-23 | 플렉시블 기판의 버퍼층 증착 방법 |
Publications (1)
Publication Number | Publication Date |
---|---|
KR100759087B1 true KR100759087B1 (ko) | 2007-09-19 |
Family
ID=38737977
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020070018277A KR100759087B1 (ko) | 2007-02-23 | 2007-02-23 | 플렉시블 기판의 버퍼층 증착 방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100759087B1 (ko) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010111832A1 (en) * | 2009-03-31 | 2010-10-07 | Hong Kong Applied Science and Technology Research Institute Co. Ltd | Substrate warpage-reducing structure |
US7879438B2 (en) | 2009-03-26 | 2011-02-01 | Hong Kong Applied Science And Technology Research Institute Co., Ltd. | Substrate warpage-reducing structure |
US9166191B2 (en) | 2012-11-26 | 2015-10-20 | Samsung Display Co., Ltd. | Display device, method of manufacturing the display device and carrier substrate for manufacturing display device |
US9312270B2 (en) | 2010-09-14 | 2016-04-12 | Samsung Electronics Co., Ltd. | Methods of manufacturing three-dimensional semiconductor memory devices |
CN105702564A (zh) * | 2016-03-29 | 2016-06-22 | 上海华力微电子有限公司 | 一种改善晶圆翘曲度的方法 |
WO2018138812A1 (ja) * | 2017-01-25 | 2018-08-02 | シャープ株式会社 | Oledパネルの製造方法、oledパネルの製造装置 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6955998B2 (en) | 2003-06-16 | 2005-10-18 | Hynix Semiconductor Inc. | Method for forming low dielectric layer of semiconductor device |
KR100529383B1 (ko) | 1999-06-28 | 2005-11-17 | 주식회사 하이닉스반도체 | 반도체 소자의 전극 형성방법 |
KR100685832B1 (ko) | 2005-05-13 | 2007-02-22 | 삼성에스디아이 주식회사 | 무기막 및 그의 제조 방법 |
-
2007
- 2007-02-23 KR KR1020070018277A patent/KR100759087B1/ko active IP Right Grant
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100529383B1 (ko) | 1999-06-28 | 2005-11-17 | 주식회사 하이닉스반도체 | 반도체 소자의 전극 형성방법 |
US6955998B2 (en) | 2003-06-16 | 2005-10-18 | Hynix Semiconductor Inc. | Method for forming low dielectric layer of semiconductor device |
KR100685832B1 (ko) | 2005-05-13 | 2007-02-22 | 삼성에스디아이 주식회사 | 무기막 및 그의 제조 방법 |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7879438B2 (en) | 2009-03-26 | 2011-02-01 | Hong Kong Applied Science And Technology Research Institute Co., Ltd. | Substrate warpage-reducing structure |
WO2010111832A1 (en) * | 2009-03-31 | 2010-10-07 | Hong Kong Applied Science and Technology Research Institute Co. Ltd | Substrate warpage-reducing structure |
US9312270B2 (en) | 2010-09-14 | 2016-04-12 | Samsung Electronics Co., Ltd. | Methods of manufacturing three-dimensional semiconductor memory devices |
US9166191B2 (en) | 2012-11-26 | 2015-10-20 | Samsung Display Co., Ltd. | Display device, method of manufacturing the display device and carrier substrate for manufacturing display device |
CN105702564A (zh) * | 2016-03-29 | 2016-06-22 | 上海华力微电子有限公司 | 一种改善晶圆翘曲度的方法 |
WO2018138812A1 (ja) * | 2017-01-25 | 2018-08-02 | シャープ株式会社 | Oledパネルの製造方法、oledパネルの製造装置 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100759087B1 (ko) | 플렉시블 기판의 버퍼층 증착 방법 | |
US8334219B2 (en) | Method of forming stress-tuned dielectric film having Si-N bonds by modified PEALD | |
US9012333B2 (en) | Varied silicon richness silicon nitride formation | |
US7560394B2 (en) | Nanodots formed on silicon oxide and method of manufacturing the same | |
DE60227350D1 (de) | Verbessertes abscheidungsverfahren von halbleiterschichten | |
CN1705088A (zh) | 快闪内存的穿隧氮氧化物 | |
TW200605356A (en) | Method for fabricating a thin film transistor and related circuits | |
ATE495551T1 (de) | Herstellungsverfahren von einem soi-transistor mit selbstjustierter grundplatte und gate und mit einer vergrabenen oxidschicht mit veränderlicher dicke | |
JP2007067412A5 (ko) | ||
WO2007136907A3 (en) | Compressive nitride film and method of manufacturing thereof | |
KR101829281B1 (ko) | 인-시츄 공정을 이용한 산화막/질화막/산화막(ono) 구조의 절연막 형성 방법 | |
US20240065075A1 (en) | Package structure, display panel, and manufacturing method of display panel | |
US20140273342A1 (en) | Vth control method of multiple active layer metal oxide semiconductor tft | |
KR20230175335A (ko) | 박막 트랜지스터들을 위한 질소 풍부 실리콘 질화물 막들 | |
US20120098108A1 (en) | Passivation film for electronic device and method of manufacturing the same | |
TWI688010B (zh) | 用於改善具有敏感層及反應層的薄膜堆疊的方法與結構 | |
TW200707743A (en) | Transistor and transistor manufacturing method | |
CN103377897B (zh) | 一种硅锗源/漏结构的形成方法 | |
KR100675897B1 (ko) | 반도체 소자의 트랜지스터 형성 방법 | |
TW202018761A (zh) | 脈衝電漿沉積蝕刻階梯覆蓋率之改良 | |
TW201841407A (zh) | 用於防止水氣滲透的薄膜及其製造方法 | |
KR101085626B1 (ko) | 플래시 메모리 소자의 형성방법 | |
CN100536087C (zh) | 压缩性氮化物层的制造方法和形成晶体管的方法 | |
CN113394159A (zh) | Mos晶体管制造方法及mos晶体管 | |
KR100200301B1 (ko) | 이중 결합 구조의 실리콘층 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
A302 | Request for accelerated examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
G170 | Publication of correction | ||
FPAY | Annual fee payment |
Payment date: 20120823 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20130814 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20140826 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20150910 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20160907 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20170908 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20180814 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20190813 Year of fee payment: 13 |