KR100756775B1 - 다결정 실리콘 박막 트랜지스터의 제조 방법 - Google Patents
다결정 실리콘 박막 트랜지스터의 제조 방법 Download PDFInfo
- Publication number
- KR100756775B1 KR100756775B1 KR1020010083322A KR20010083322A KR100756775B1 KR 100756775 B1 KR100756775 B1 KR 100756775B1 KR 1020010083322 A KR1020010083322 A KR 1020010083322A KR 20010083322 A KR20010083322 A KR 20010083322A KR 100756775 B1 KR100756775 B1 KR 100756775B1
- Authority
- KR
- South Korea
- Prior art keywords
- polycrystalline silicon
- forming
- photolithography
- gate insulating
- source
- Prior art date
Links
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title claims abstract description 35
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 18
- 239000010408 film Substances 0.000 claims abstract description 39
- 238000000034 method Methods 0.000 claims abstract description 30
- 230000001681 protective effect Effects 0.000 claims abstract description 18
- 238000005530 etching Methods 0.000 claims abstract description 17
- 238000000206 photolithography Methods 0.000 claims abstract description 17
- 239000010409 thin film Substances 0.000 claims abstract description 9
- 238000000059 patterning Methods 0.000 claims abstract description 6
- 239000000758 substrate Substances 0.000 claims abstract description 6
- 150000002500 ions Chemical class 0.000 claims abstract description 5
- 239000004020 conductor Substances 0.000 claims abstract description 4
- 238000000151 deposition Methods 0.000 claims abstract description 3
- 238000002161 passivation Methods 0.000 claims abstract 3
- 238000005468 ion implantation Methods 0.000 claims description 4
- 239000002184 metal Substances 0.000 claims description 3
- 239000010410 layer Substances 0.000 abstract description 6
- 238000005137 deposition process Methods 0.000 abstract description 4
- 239000011241 protective layer Substances 0.000 abstract description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000007792 addition Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
- H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136227—Through-hole connection of the pixel electrode to the active element through an insulation layer
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Nonlinear Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Manufacturing & Machinery (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
Claims (3)
- 절연 기판 위에 다결정 실리콘막을 증착한 후 포토리소그라피 및 식각 공정을 통하여 다결정 실리콘 액티브 영역을 형성하는 단계와,상기 다결정 실리콘 액티브 영역에 이온을 주입하여 소오스/드레인 영역을 형성하는 단계와,상기 구조물 위에 도전물질을 적층한 후 포토리소그라피 및 식각 공정을 통하여 소오스/드레인 전극을 형성하는 단계와,상기 구조물 위에 게이트 절연막 및 보호막을 형성하는 단계와,상기 소오스/드레인 전극과 이후에 형성될 화소전극과의 전기적 접촉을 위하여 상기 게이트 절연막 및 보호막을 포토리소그라피 및 식각 공정을 통하여 패터닝하는 단계와,상기 게이트 절연막 및 보호막 위에 게이트 전극을 형성한 후 포토리소그라피 및 식각공정을 통하여 패터닝하는 단계를 포함하는 것을 특징으로 하는 다결정 실리콘 박막 트랜지스터의 제조 방법.
- 제 1 항에 있어서,상기 게이트 전극의 폭에 의해 오프셋 영역의 폭이 결정되는 것을 특징으로 하는 다결정 실리콘 박막 트랜지스터의 제조 방법.
- 제 1 항에 있어서,상기 소오스/드레인 이온 주입시 윈도우 또는 금속 마스크를 사용하는 것을 특징으로 하는 다결정 실리콘 박막 트랜지스터의 제조 방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020010083322A KR100756775B1 (ko) | 2001-12-22 | 2001-12-22 | 다결정 실리콘 박막 트랜지스터의 제조 방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020010083322A KR100756775B1 (ko) | 2001-12-22 | 2001-12-22 | 다결정 실리콘 박막 트랜지스터의 제조 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20030053569A KR20030053569A (ko) | 2003-07-02 |
KR100756775B1 true KR100756775B1 (ko) | 2007-09-07 |
Family
ID=32212233
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020010083322A KR100756775B1 (ko) | 2001-12-22 | 2001-12-22 | 다결정 실리콘 박막 트랜지스터의 제조 방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100756775B1 (ko) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07211910A (ja) * | 1994-01-26 | 1995-08-11 | Sanyo Electric Co Ltd | 薄膜トランジスタ |
KR19980041087A (ko) * | 1996-11-30 | 1998-08-17 | 엄길용 | 박막 트랜지스터 액정표시장치의 박막 트랜지스터 제조방법 |
KR20000001607A (ko) * | 1998-06-12 | 2000-01-15 | 김영환 | 폴리 실리콘 - 박막트랜지스터의 형성방법 |
KR20010097930A (ko) * | 2000-04-27 | 2001-11-08 | 김순택 | 박막트랜지스터 제조방법 |
-
2001
- 2001-12-22 KR KR1020010083322A patent/KR100756775B1/ko active IP Right Grant
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07211910A (ja) * | 1994-01-26 | 1995-08-11 | Sanyo Electric Co Ltd | 薄膜トランジスタ |
KR19980041087A (ko) * | 1996-11-30 | 1998-08-17 | 엄길용 | 박막 트랜지스터 액정표시장치의 박막 트랜지스터 제조방법 |
KR20000001607A (ko) * | 1998-06-12 | 2000-01-15 | 김영환 | 폴리 실리콘 - 박막트랜지스터의 형성방법 |
KR20010097930A (ko) * | 2000-04-27 | 2001-11-08 | 김순택 | 박막트랜지스터 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
KR20030053569A (ko) | 2003-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6451630B2 (en) | Method for manufacturing a thin-film transistor | |
JP2650543B2 (ja) | マトリクス回路駆動装置 | |
US7399662B2 (en) | Method of manufacturing a thin film transistor device | |
KR100653467B1 (ko) | 박막 트랜지스터-액정표시소자의 제조방법 | |
US20050227395A1 (en) | Array substrate of liquid crystal display and fabrication method thereof | |
CN114089571B (zh) | 阵列基板及制作方法和显示面板 | |
KR100307457B1 (ko) | 박막 트랜지스터의 제조 방법 | |
US6558992B2 (en) | Method to fabricate flat panel display | |
EP3163620B1 (en) | Low temperature poly-silicon thin film transistor array substrate and manufacturing method therefor and display device | |
KR100658068B1 (ko) | 수직형 박막 트랜지스터 액정표시소자의 제조방법 | |
US20190043897A1 (en) | Method for fabricating array substrate, array substrate and display device | |
KR100756775B1 (ko) | 다결정 실리콘 박막 트랜지스터의 제조 방법 | |
US20060231407A1 (en) | Method of fabricating TFT array substrate and metal layer thereof | |
KR100764273B1 (ko) | 박막트랜지스터 제조방법 | |
US20020145141A1 (en) | Gate-overlapped lightly doped drain polysilicon thin film transistor | |
KR100705616B1 (ko) | 박막트랜지스터 액정표시장치의 제조방법 | |
JPH0697441A (ja) | 薄膜トランジスタの製造方法 | |
JP2004157151A (ja) | 表示装置用マトリクス基板およびその製造方法 | |
KR100837884B1 (ko) | 액정표시장치의 제조방법 | |
KR0151275B1 (ko) | 액정표시소자용 박막트랜지스터 패널 제조방법 | |
KR100619160B1 (ko) | 박막 트랜지스터 액정표시장치의 제조방법 | |
KR100341129B1 (ko) | 박막 트랜지스터-액정 표시 장치의 제조방법 | |
KR100923054B1 (ko) | 디스플레이 픽셀 및 이의 제조 방법 | |
KR100336894B1 (ko) | 박막트랜지스터-액정표시소자의제조방법 | |
KR0172880B1 (ko) | 액정표시장치의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120807 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20130814 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20140820 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20150817 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20160822 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20170822 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20180822 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20190827 Year of fee payment: 13 |