KR100514549B1 - 손실 펄스 검출기 - Google Patents

손실 펄스 검출기 Download PDF

Info

Publication number
KR100514549B1
KR100514549B1 KR10-2000-7000164A KR20007000164A KR100514549B1 KR 100514549 B1 KR100514549 B1 KR 100514549B1 KR 20007000164 A KR20007000164 A KR 20007000164A KR 100514549 B1 KR100514549 B1 KR 100514549B1
Authority
KR
South Korea
Prior art keywords
output
pulse train
input
circuit
pulse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR10-2000-7000164A
Other languages
English (en)
Korean (ko)
Other versions
KR20010021606A (ko
Inventor
마이클 제임스 언더힐
닐 알렉산더 다우니
Original Assignee
토릭 리미티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GBGB9714309.3A external-priority patent/GB9714309D0/en
Priority claimed from GBGB9716041.0A external-priority patent/GB9716041D0/en
Priority claimed from GBGB9719291.8A external-priority patent/GB9719291D0/en
Priority claimed from GBGB9805017.2A external-priority patent/GB9805017D0/en
Application filed by 토릭 리미티드 filed Critical 토릭 리미티드
Publication of KR20010021606A publication Critical patent/KR20010021606A/ko
Application granted granted Critical
Publication of KR100514549B1 publication Critical patent/KR100514549B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/003—Changing the DC level
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/08—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding
    • H03K5/082—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/19—Monitoring patterns of pulse trains

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
KR10-2000-7000164A 1997-07-07 1998-07-06 손실 펄스 검출기 Expired - Fee Related KR100514549B1 (ko)

Applications Claiming Priority (9)

Application Number Priority Date Filing Date Title
GBGB9714309.3A GB9714309D0 (en) 1997-07-07 1997-07-07 Noise reduction circuits
GB9714309.3 1997-07-07
GB9716041.0 1997-07-30
GBGB9716041.0A GB9716041D0 (en) 1997-07-30 1997-07-30 Jitter reduction and spurious pulse deletion circuit for noise reduction
GBGB9719291.8A GB9719291D0 (en) 1997-09-10 1997-09-10 Jitter reduction circuit with application to multiphase output clock distribut on
GB9719291.8 1997-09-10
GBGB9805017.2A GB9805017D0 (en) 1998-03-11 1998-03-11 Fractional-n frequency synthesiser with jitter suppression
GB9805017.2 1998-03-11
PCT/GB1998/002001 WO1999003201A2 (en) 1997-07-07 1998-07-06 Missing pulse detector

Publications (2)

Publication Number Publication Date
KR20010021606A KR20010021606A (ko) 2001-03-15
KR100514549B1 true KR100514549B1 (ko) 2005-09-14

Family

ID=27451675

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2000-7000164A Expired - Fee Related KR100514549B1 (ko) 1997-07-07 1998-07-06 손실 펄스 검출기

Country Status (7)

Country Link
US (1) US6417707B1 (enExample)
EP (1) EP1040577B1 (enExample)
JP (1) JP4065365B2 (enExample)
KR (1) KR100514549B1 (enExample)
AU (1) AU8232898A (enExample)
DE (1) DE69840525D1 (enExample)
WO (1) WO1999003201A2 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6434707B1 (en) 1999-06-07 2002-08-13 Motorola, Inc. Low phase jitter clock signal generation circuit
US6981166B2 (en) * 2002-01-07 2005-12-27 International Business Machines Corporation Method, apparatus, and computer program product for pacing clocked operations
DE602004025907D1 (de) * 2004-06-04 2010-04-22 Infineon Technologies Ag Vorrichtung zur DC-Kompensation in einem Demodulator
GB0416627D0 (en) * 2004-07-26 2004-08-25 Toric Ltd Anti-jitter circuits
JP4769985B2 (ja) * 2004-11-26 2011-09-07 エスティー‐エリクソン、ソシエテ、アノニム ジッタ低減回路および周波数合成器
JP4748356B2 (ja) * 2005-10-13 2011-08-17 サンケン電気株式会社 誘導加熱装置
US20080122606A1 (en) * 2006-04-17 2008-05-29 James Roy Bradley System and Method for Vehicular Communications
US7961086B2 (en) * 2006-04-17 2011-06-14 James Roy Bradley System and method for vehicular communications
DE102007002112B4 (de) * 2007-01-15 2008-12-18 Infineon Technologies Ag Vorrichtung und Verfahren zur Regenerierung eines Taktsignals, Vorrichtung und Verfahren zur Umwandlung eines Taktsignals in ein mittelwertfreies Signal
US20080253491A1 (en) * 2007-04-13 2008-10-16 Georgia Tech Research Corporation Method and Apparatus for Reducing Jitter in Multi-Gigahertz Systems
GB0807152D0 (en) * 2008-04-18 2008-05-21 Toric Ltd Clock generator circuits
US8924765B2 (en) * 2011-07-03 2014-12-30 Ambiq Micro, Inc. Method and apparatus for low jitter distributed clock calibration
JP5657596B2 (ja) * 2012-03-26 2015-01-21 株式会社東芝 近接妨害除去フィルタ装置、無線通信装置およびキーレスエントリー装置
TWM445301U (zh) * 2012-09-06 2013-01-11 Excelliance Mos Corp 電壓轉換裝置及次諧波偵測器
CN105242678B (zh) * 2015-09-11 2017-10-31 湖北三江航天红峰控制有限公司 一种舵机抖动抑制电路及舵机系统
CN109302177A (zh) * 2018-11-27 2019-02-01 国网上海市电力公司 一种基于二倍频二分频的数字反馈式精密方波移相器
RU2719556C1 (ru) * 2019-07-30 2020-04-21 федеральное государственное бюджетное образовательное учреждение высшего образования "Белгородский государственный технологический университет им. В.Г. Шухова" Формирователь периодической последовательности импульсов

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1462408A (en) 1974-07-26 1977-01-26 Mullard Ltd Circuit for comparing two electrical waveforms
US4230958A (en) * 1978-08-09 1980-10-28 Bell Telephone Laboratories, Incorporated Loss of clock detector circuit
GB2064273B (en) * 1979-11-23 1983-10-19 Marconi Co Ltd Data transmission clock pulse recovery
JPH0453366A (ja) * 1990-06-21 1992-02-20 Matsushita Electric Ind Co Ltd 水平同期信号分離装置
GB2274032A (en) * 1993-01-05 1994-07-06 Mitel Corp Clock-sensitive processor reset circuit
JPH08163181A (ja) * 1994-11-30 1996-06-21 Sharp Corp 情報再生回路
GB2310331B (en) * 1996-02-15 2000-06-28 Surrey University Of Phase noise reduction circuits
US5742200A (en) * 1996-05-14 1998-04-21 Alliedsignal Inc. Environmentally rugged optical sensor with improved noise cancellation

Also Published As

Publication number Publication date
US6417707B1 (en) 2002-07-09
AU8232898A (en) 1999-02-08
DE69840525D1 (de) 2009-03-19
EP1040577A2 (en) 2000-10-04
WO1999003201A3 (en) 1999-03-25
JP4065365B2 (ja) 2008-03-26
JP2001510291A (ja) 2001-07-31
EP1040577B1 (en) 2009-01-28
WO1999003201A2 (en) 1999-01-21
KR20010021606A (ko) 2001-03-15

Similar Documents

Publication Publication Date Title
KR100514549B1 (ko) 손실 펄스 검출기
US6441655B1 (en) Frequency division/multiplication with jitter minimization
KR100865662B1 (ko) 노이즈 형성 디지털 주파수 합성
US6642800B2 (en) Spurious-free fractional-N frequency synthesizer with multi-phase network circuit
US8269536B2 (en) Onion waveform generator and spread spectrum clock generator using the same
US6914935B2 (en) Fractional N synthesizer with reduced fractionalization spurs
US5305362A (en) Spur reduction for multiple modulator based synthesis
US7881422B1 (en) Circuits and methods for dividing frequency by an odd value
EP0880824B1 (en) Phase noise reduction circuits
US7394299B2 (en) Digital clock frequency multiplier
KR100360995B1 (ko) 위상 동기 루프 회로 및 위상 동기 루프 회로에서의주파수 변조 방법
JP2001516981A (ja) 調整可能な周波数を有する信号を形成する回路
KR950007435B1 (ko) 클럭 복원 회로
US8390358B2 (en) Integrated jitter compliant clock signal generation
US7132863B2 (en) Digital clock frequency doubler
AU705852B2 (en) Clock and data regenerator for gigabit signals
US6298106B1 (en) Frequency synthesiser
KR101656759B1 (ko) 주파수 미세 조정이 가능한 인젝션 락킹 기반 주파수 체배기 및 그 구동방법
JP3411817B2 (ja) 周波数シンセサイザ
JP2916943B2 (ja) 周波数倍周器
KR100670462B1 (ko) 분산 시간 발진기
KR100677073B1 (ko) 디지털 타이밍 복원장치
KR0150973B1 (ko) 전압제어발진기의 발진주파수 제어장치
JPS5964928A (ja) 集積回路
JPS6058621B2 (ja) 連続クロツク発生方式

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

N231 Notification of change of applicant
PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

FPAY Annual fee payment

Payment date: 20090824

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20100907

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20100907