KR100331386B1 - 웨이퍼 레벨 패키지 - Google Patents
웨이퍼 레벨 패키지 Download PDFInfo
- Publication number
- KR100331386B1 KR100331386B1 KR1020000000584A KR20000000584A KR100331386B1 KR 100331386 B1 KR100331386 B1 KR 100331386B1 KR 1020000000584 A KR1020000000584 A KR 1020000000584A KR 20000000584 A KR20000000584 A KR 20000000584A KR 100331386 B1 KR100331386 B1 KR 100331386B1
- Authority
- KR
- South Korea
- Prior art keywords
- pattern
- film
- metal pattern
- metal
- insulating layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
Abstract
Description
Claims (1)
- 비아홀이 형성된 절연층, 상기 절연층의 상하면에 형성된 금속 패턴, 상기 비아홀 내벽에 도금되어 상기 상하 금속 패턴을 전기적으로 연결하는 금속막, 및 상기 절연층 하부에 형성되어 상기 하부 금속 패턴을 국부적으로 노출시키는 솔더 레지스트로 구성된 패턴 필름;상기 패턴 필름 표면에 접착된 이방성 도전 필름;본드 패드 형성면이 상기 이방성 도전 필름에 접착된 반도체 칩;상기 본드 패드에 형성되어, 상기 이방성 도전 필름을 매개로 상부 금속 패턴에 전기적으로 연결된 도전성 범프; 및상기 패턴 필름의 하부 금속 패턴에 마운트된 솔더 볼을 포함하는 것을 특징으로 하는 웨이퍼 레벨 패키지.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020000000584A KR100331386B1 (ko) | 2000-01-07 | 2000-01-07 | 웨이퍼 레벨 패키지 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020000000584A KR100331386B1 (ko) | 2000-01-07 | 2000-01-07 | 웨이퍼 레벨 패키지 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20010068591A KR20010068591A (ko) | 2001-07-23 |
KR100331386B1 true KR100331386B1 (ko) | 2002-04-09 |
Family
ID=19636893
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020000000584A KR100331386B1 (ko) | 2000-01-07 | 2000-01-07 | 웨이퍼 레벨 패키지 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100331386B1 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001308220A (ja) * | 2000-04-24 | 2001-11-02 | Nec Corp | 半導体パッケージ及びその製造方法 |
-
2000
- 2000-01-07 KR KR1020000000584A patent/KR100331386B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR20010068591A (ko) | 2001-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100427925B1 (ko) | 반도체 장치 및 그 제조 방법 | |
US6506632B1 (en) | Method of forming IC package having downward-facing chip cavity | |
US6555416B2 (en) | Chip size package semiconductor device and method of forming the same | |
JP3679199B2 (ja) | 半導体パッケージ装置 | |
KR20010023622A (ko) | 반도체 장치 및 그 제조 방법 | |
US20020119595A1 (en) | Semiconductor package using tape circuit board with a groove for preventing encapsulant from overflowing and manufacturing method thereof | |
JP2830351B2 (ja) | 半導体装置の接続方法 | |
US20040089946A1 (en) | Chip size semiconductor package structure | |
KR100345075B1 (ko) | 칩 사이즈 패키지 | |
KR100331386B1 (ko) | 웨이퍼 레벨 패키지 | |
KR100771874B1 (ko) | 반도체 탭 패키지 및 그 제조방법 | |
JP2949969B2 (ja) | フィルムキャリア半導体装置 | |
JP4728079B2 (ja) | 半導体装置用基板および半導体装置 | |
KR100343454B1 (ko) | 웨이퍼 레벨 패키지 | |
KR100871371B1 (ko) | 센터 패드 칩의 스택 패키지 및 그 제조방법 | |
KR100303363B1 (ko) | 웨이퍼 레벨 패키지 및 그의 제조 방법 | |
KR100596764B1 (ko) | 웨이퍼 레벨 패키지 및 그의 제조방법 | |
JP2001267452A (ja) | 半導体装置 | |
JPH0410635A (ja) | フリップチップ実装方法 | |
KR100800135B1 (ko) | 칩 사이즈 패키지 제조방법 | |
KR20010068592A (ko) | 웨이퍼 레벨 패키지 및 그의 제조 방법 | |
KR100668809B1 (ko) | 웨이퍼 레벨 패키지 | |
KR100481424B1 (ko) | 칩 스케일 패키지의 제조 방법 | |
TW201738976A (zh) | 晶片封裝體及晶片封裝製程 | |
KR100791575B1 (ko) | 테이프캐리어형 반도체 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130117 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20140320 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20150309 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20160309 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20170315 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20180308 Year of fee payment: 17 |
|
FPAY | Annual fee payment |
Payment date: 20190313 Year of fee payment: 18 |