KR100310622B1 - 디바이스시뮬레이션방법 - Google Patents

디바이스시뮬레이션방법 Download PDF

Info

Publication number
KR100310622B1
KR100310622B1 KR1019980034504A KR19980034504A KR100310622B1 KR 100310622 B1 KR100310622 B1 KR 100310622B1 KR 1019980034504 A KR1019980034504 A KR 1019980034504A KR 19980034504 A KR19980034504 A KR 19980034504A KR 100310622 B1 KR100310622 B1 KR 100310622B1
Authority
KR
South Korea
Prior art keywords
mesh
mesh nodes
carrier concentration
predetermined
nodes
Prior art date
Application number
KR1019980034504A
Other languages
English (en)
Korean (ko)
Other versions
KR19990023858A (ko
Inventor
이쿠히로 요코타
Original Assignee
가네꼬 히사시
닛본 덴기 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가네꼬 히사시, 닛본 덴기 가부시끼가이샤 filed Critical 가네꼬 히사시
Publication of KR19990023858A publication Critical patent/KR19990023858A/ko
Application granted granted Critical
Publication of KR100310622B1 publication Critical patent/KR100310622B1/ko

Links

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
    • Y02P90/30—Computing systems specially adapted for manufacturing

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
KR1019980034504A 1997-08-26 1998-08-25 디바이스시뮬레이션방법 KR100310622B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP22945397A JP3204300B2 (ja) 1997-08-26 1997-08-26 デバイスシミュレーション方法
JP9-229453 1997-08-26

Publications (2)

Publication Number Publication Date
KR19990023858A KR19990023858A (ko) 1999-03-25
KR100310622B1 true KR100310622B1 (ko) 2001-12-17

Family

ID=16892448

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019980034504A KR100310622B1 (ko) 1997-08-26 1998-08-25 디바이스시뮬레이션방법

Country Status (3)

Country Link
JP (1) JP3204300B2 (ja)
KR (1) KR100310622B1 (ja)
CN (1) CN1099085C (ja)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102036425B (zh) * 2009-09-27 2014-11-05 华为技术有限公司 基于边界网关的无线网状网络通信方法及设备

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08130311A (ja) * 1994-09-09 1996-05-21 Nec Corp デバイスシミュレーション方法
JPH0955505A (ja) * 1995-08-16 1997-02-25 Nec Corp デバイス・シミュレーション方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08130311A (ja) * 1994-09-09 1996-05-21 Nec Corp デバイスシミュレーション方法
JPH0955505A (ja) * 1995-08-16 1997-02-25 Nec Corp デバイス・シミュレーション方法

Also Published As

Publication number Publication date
CN1099085C (zh) 2003-01-15
JPH1168084A (ja) 1999-03-09
CN1209606A (zh) 1999-03-03
JP3204300B2 (ja) 2001-09-04
KR19990023858A (ko) 1999-03-25

Similar Documents

Publication Publication Date Title
Inokawa et al. A compact analytical model for asymmetric single-electron tunneling transistors
Laux et al. A general control-volume formulation for modeling impact ionization in semiconductor transport
Hareland et al. Computationally efficient models for quantization effects in MOS electron and hole accumulation layers
KR100310622B1 (ko) 디바이스시뮬레이션방법
US5889687A (en) Simulator, simulation and fabrication methods of semiconductor device and storage medium storing program for executing the simulation method
JP3382544B2 (ja) Ｍｏｓｆｅｔのシミュレーション方法及び装置
Talbo et al. Physical simulation of silicon-nanocrystal-based single-electron transistors
JP2001185713A (ja) デバイスシミュレーション方法
Chen et al. Monotone iterative methods for the adaptive finite element solution of semiconductor equations
Holst et al. An adaptive mixed scheme for energy-transport simulations of field-effect transistors
Biegel et al. Efficient multi-dimensional simulation of quantum confinement effects in advanced MOS devices
US6195790B1 (en) Electrical parameter evaluation system, electrical parameter evaluation method, and computer-readable recording medium for recording electrical parameter evaluation program
KR100219105B1 (ko) 고속 디바이스 시뮬레이팅 방법
JP3221354B2 (ja) デバイスシミュレーション方法
KR100265525B1 (ko) 반도체 디바이스 시뮬레이션의 초기 포텐셜 값 추정 방법
Zhang et al. The application of density functional, local orbitals, and scattering theory to quantum transport
Orlowski et al. The combined effects of band-to-band tunneling and impact ionization in the off regime of an LDD MOSFET
JP2000269105A (ja) プロセスシミュレータ、プロセスシミュレーション方法、デバイスシミュレータおよびデバイスシミュレーション方法
Chua et al. Nonlinear lumped circuit model of GaAs MESFET
J. García‐Loureiro et al. Efficient three‐dimensional parallel simulations of PHEMTs
Samudra et al. Determination of LDD MOSFET drain resistance from device simulation
JP3152184B2 (ja) デバイスシミュレーション方法
JP3628192B2 (ja) 電気特性評価方法
JP2003197494A (ja) デバイス・シミュレーション方法およびデバイス・シミュレーション装置
JP2002094044A (ja) 半導体装置のシミュレーション方法

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee