KR0144033B1 - Mold mold for semiconductor package manufacturing - Google Patents

Mold mold for semiconductor package manufacturing

Info

Publication number
KR0144033B1
KR0144033B1 KR1019950005506A KR19950005506A KR0144033B1 KR 0144033 B1 KR0144033 B1 KR 0144033B1 KR 1019950005506 A KR1019950005506 A KR 1019950005506A KR 19950005506 A KR19950005506 A KR 19950005506A KR 0144033 B1 KR0144033 B1 KR 0144033B1
Authority
KR
South Korea
Prior art keywords
mold
curl
semiconductor package
resin
corrugated wall
Prior art date
Application number
KR1019950005506A
Other languages
Korean (ko)
Other versions
KR960036004A (en
Inventor
노길섭
Original Assignee
김주용
현대전자산업주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업주식회사 filed Critical 김주용
Priority to KR1019950005506A priority Critical patent/KR0144033B1/en
Publication of KR960036004A publication Critical patent/KR960036004A/en
Application granted granted Critical
Publication of KR0144033B1 publication Critical patent/KR0144033B1/en

Links

Landscapes

  • Moulds For Moulding Plastics Or The Like (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

본 발명은 반도체 패키지 제조용 몰드금형에 관한 것으로, 자동몰딩시스템에서 몰드 금형 컬에 파형벽을 설치함을 특징으로 하며 몰드수지의 균일한 유동성을 유지하여 퀄러티(quality) 조절의 용이와 와이어 스위프(wire sweep) 및 틈새의 감소로 몰딩 공정의 문제점을 개선하고 반도체패키지의 신뢰성을 향상시키는 이점이 있다.The present invention relates to a mold mold for manufacturing a semiconductor package, characterized in that the corrugated wall is installed on the mold mold curl in an automatic molding system, and maintains uniform fluidity of the mold resin, thereby making it easy to control quality and wire sweep. By reducing the sweep and the gap, there is an advantage of improving the molding process and improving the reliability of the semiconductor package.

Description

반도체 패키지 제조용 몰드 금형Mold mold for semiconductor package manufacturing

제1도는 종래의 몰드 금형의 단면도,1 is a cross-sectional view of a conventional mold mold,

제2도는 제1도의 A-A선 단면도,2 is a cross-sectional view taken along the line A-A of FIG.

제3도는 본 고안의 하형 평면도이다.3 is a bottom plan view of the present invention.

* 도면의 주요 부분에 대한 부호의 설명* Explanation of symbols for the main parts of the drawings

1 : 상형 2 : 하형1: upper type 2: lower type

3 : 상형 캐비티(cavity) 4 : 하형 캐비티(cavity)3: upper cavity (cavity) 4: lower cavity (cavity)

5 : 게이트 6 : 러너5: gate 6: runner

7 : 포트 8 : 펠렛상 몰드수지7: pot 8: pellet-shaped mold resin

9 : 플랜저 10 : 컬9: flanger 10: curl

11 : 파형벽11: corrugated wall

본 발명은 반도체 패키지 제조용 몰드금형에 관한 것으로, 좀더 상세하게는 컬(cull)에 파형벽을 형성하여 몰드수지의 유동성을 일정하게 유지하여 몰딩 퀼러티(quality)의 조절을 용이하게한 몰드금형에 관한 것이다.The present invention relates to a mold mold for manufacturing a semiconductor package, and more particularly, to a mold mold in which a corrugated wall is formed on a curl to maintain a constant flowability of the mold resin, thereby facilitating control of molding quality. It is about.

일반적으로 반도체 패키지는 웨이퍼를 소잉(sawing)하여 단일칩으로 분리한 후 칩을 리드프레임상에 접합하고 와이어본딩 및 몰드공정을 거쳐 리드성형하여 제작한다.In general, a semiconductor package is manufactured by sawing a wafer to separate it into a single chip, then bonding the chip onto a lead frame and performing lead molding through a wire bonding and mold process.

또한 몰드 공정은 와이어본딩된 집적회로 칩을 리드프레임과 함께 몰드다이에 안착시켜 고순도의 에폭시수지를 사용하여 저압 트랜스퍼 몰드법으로 성형 봉합함으로써 수행한다. 이 때 사용되는 몰드 금형은 제 1도 및 2도에 도시한 바와 같이 상형(1)과 하형(2)을 조립하여 만든다음, 그사이에 와이어본딩된 리드플레임을 안착시키고 몰드금형을 일정한 온도(170∼180℃)로 가열시킨 다음 예열된 펠렛상 몰드수지(8)를 투입하는 바, 수지(8)는 금형으로부터 열을 받아 점도가 저하한다. 이 몰드수지(8)를 포트(7)의 상부에서 플랜저(9)로 가압하여 리너(6) 및 게이트(5)를 통해 상하형 캐비티(3,4)로 가압 주입시켜 와이어본딩된 집적회로 칩을 성형 봉함한다.In addition, the mold process is carried out by mounting the wire-bonded integrated circuit chip to the mold die together with the lead frame, and molding and sealing by a low pressure transfer mold method using a high-purity epoxy resin. The mold mold used at this time is made by assembling the upper mold 1 and the lower mold 2, as shown in FIGS. 1 and 2, and then seating the lead-bonded lead frame therebetween and keeping the mold mold at a constant temperature (170). After heating to ˜180 ° C., the preheated pellet-shaped mold resin 8 is put therein, so that the resin 8 receives heat from the mold and the viscosity decreases. The mold resin 8 is pressurized into the flanger 9 from the upper portion of the port 7 and pressed into the upper and lower cavity 3 and 4 through the liner 6 and the gate 5 to wirebond the integrated circuit chip. Seal the molding.

그러나, 상기와 같은 종래의 몰드 금형을 사용하여 몰딩할 경우 몰드 수지가 전열처리되지 않은 상태이므로 유동성 차이가 생긴다. 즉, 몰드 금형 표면은 170∼180℃로 가열된 상태이나 플랜저(9)는 가열되지 않은 상태이므로 포트(7)의 각 부분별 온도차가 발생하여 펠렛형 몰드수지(8)의 상, 하부에 온도편차가 생기게 된다. 이는 점도차로 인한 유동성의 차이를 유발하여 시간이 경과함에 따라 점도가 높아지게 되어 각 캐비티별로 틈새나 와이어스위프(wire sweeping) 등이 발생하여 균일한 퀄러티(quality)의 몰딩의 불가능한 문제점이 있다.However, when molding using the conventional mold mold as described above, since the mold resin is not heat-treated, fluidity difference occurs. That is, since the surface of the mold die is heated to 170 to 180 ° C. but the flanger 9 is not heated, a temperature difference is generated for each part of the pot 7 so that the temperature on the upper and lower portions of the pellet-type mold resin 8 is increased. There will be a deviation. This causes a difference in fluidity due to the difference in viscosity, so that the viscosity increases as time goes by, and gaps or wire sweeping occur for each cavity, and thus there is a problem in that molding of uniform quality is impossible.

몰딩시 사용되는 에폭시수지는 집적회로의 신뢰성 그 자체를 좌우하는 중요한 요소이므로 본 업계에서는 몰딩공정의 개선이 요구되어 왔다.Epoxy resin used in molding is an important factor that determines the reliability of the integrated circuit itself, so there has been a demand for improvement of the molding process in the industry.

본 발명은 상기와 같은 종래의 문제점을 해결하고 본 업계의 요청에 부응키위해 안출한 것으로, 몰드 금형 컬(cull)에 파형벽을 설치함을 특징으로 한다.The present invention has been made to solve the conventional problems as described above and to meet the demands of the industry, characterized in that the corrugated wall is provided on the mold mold curl.

즉, 전열처리되지 않은 펠렛형 몰드수지를 사용하여 일정 시간 컬에서 유동시키면서 유동성이 유지되도록 가열하여 불균일 유동 현상을 방지하도록 컬에 파형벽을 형성한 것이다.In other words, the corrugated wall is formed on the curl to prevent the non-uniform flow phenomenon by heating to maintain the fluidity while flowing in the curl for a predetermined time using the pellet-type mold resin not preheated.

이하 도면을 참조하여 본 발명을 상세히 설명하기로 하며 종래와 같은 구성은 동일한 부호를 부가하여 설명하기로 한다.DETAILED DESCRIPTION Hereinafter, the present invention will be described in detail with reference to the drawings, and the same configuration as in the related art will be described with the same reference numerals.

제 3도는 본 발명의 하형 평면도이다.3 is a bottom plan view of the present invention.

몰드 금형에 리드프레임을 세트하고 예열된 펠렛상 몰드수지(8)를 투입하는 바(도면에서 리드프레임 및 몰드수지(8)의 도시는 생략함), 전체포트(7)의 몰드수지(8)가 동등한 유동성을 유지하도록 일정시간 가열하여 일정거리를 유동하도록 컬(10) 바닥면에 파형벽을(11)을 입설한다. 이렇게 1차 용융된 액상의 에폭시 몰드수지(8)가 컬(10)의 파형벽(11)과 컬(10) 측면사이의 주입구로 순환 투입되어 런너(6)로 제공되는 바, 이렇게 파형벽(11)을 통과하는 몰드수지(8)는 파형벽(11)에 의해 와류를 형성하면서 일정 온도를 유지하여 균일한 유동성을 갖게된다. 이렇게 몰드수지(8)를 포트(7)의 선단에 플랜저(9)로 가입할 때 파형벽(11)에 의해 저속 공급하고, 저속공급에 의해 융용성이 향상된 몰드수지가 러너(6) 및 게이트(5)를 통해 사하형 캐비티(3,4)로 가압 주입되게 함으로써 와이어본딩된 집접회로 칩을 균질한 몰드수지로 성형 봉함한다.The lead frame is set in the mold die, and the preheated pellet-shaped mold resin 8 is introduced (the illustration of the lead frame and the mold resin 8 is omitted in the drawing), and the mold resin 8 of the entire port 7 is provided. The corrugated wall 11 is placed on the bottom surface of the curl 10 so as to flow for a predetermined time by heating for a certain time so as to maintain the same fluidity. The first molten liquid epoxy mold resin 8 is circulated into the injection hole between the corrugation wall 11 and the curl 10 side of the curl 10 to be provided to the runner 6. The mold resin 8 passing through 11) maintains a constant temperature while forming a vortex by the corrugated wall 11 to have uniform fluidity. When the mold resin 8 is joined to the tip of the port 7 as the flanger 9 at a low speed, the mold resin 8 is supplied at low speed, and the mold resin with improved meltability is supplied by the runner 6 and the gate. By press-injection into the lower mold cavities 3 and 4 through (5), the wire-bonded integrated circuit chip is molded and sealed with a homogeneous mold resin.

이상과 본 발명은 자동몰딩 시스템에서 몰드 금형 컬(10)에 파형벽(11)를 설치하여 전열처리되지 않은 몰드수지의 불균일 흐름현상을 파형으로 이송케 하는 방식으로 극복하여 균일한 유동성을 유지하게 한다. 이로 인해 퀄러티(quality) 조절이 용이해지고 와이어 스위프(wire sweep) 및 틈새가 감소하여 몰딩공정의 문제점을 개선하고 반도체패키지의 신뢰성을 향상시키는 이점이 있다.The present invention and the present invention is to install the corrugated wall 11 in the mold mold curl 10 in the automatic molding system to overcome the uneven flow phenomenon of the unheated mold resin in a way to transfer the waveform to maintain a uniform fluidity do. This facilitates quality control and reduces wire sweep and gap, thereby improving the molding process and improving the reliability of semiconductor packages.

Claims (2)

몰드수지를 용융시키는 포트와 관통된 결과, 컬의 측면일부가 개방되어 관통형성된 런너가 하부금형에 형성된 몰드금형에서, 컬의 측벽과 간격을 두고 런너로의 순환 주입퉁로를 제공하는 파형벽이 설치된 것을 특징으로하는 반도체 패키지 제조용 몰드금형.As a result of penetration through the port for melting the mold resin, in the mold mold in which a part of the side of the curl is opened and the runner formed through the curl is formed in the lower mold, a corrugated wall providing a circular injection path to the runner at intervals from the side wall of the curl Mold mold for manufacturing a semiconductor package, characterized in that provided. 제1항에 있어서, 파형벽은 포트 선단과 컬 바닥면의 경계부에 일정 길이의 파형상으로 입설되고, 몰드수지가 컬에서 런너 입구로 S자 형상의 순환 공급통로를 제공가능한 길이를 갖는 것을 특징으로 하는 반도체 패키지 제조용 몰드 금형.The corrugated wall of claim 1, wherein the corrugated wall is formed in a corrugated shape having a predetermined length at the boundary between the port tip and the curl bottom surface, and the mold resin has a length capable of providing an S-shaped circulation supply passage from the curl to the runner inlet. Mold mold for semiconductor package manufacture.
KR1019950005506A 1995-03-16 1995-03-16 Mold mold for semiconductor package manufacturing KR0144033B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950005506A KR0144033B1 (en) 1995-03-16 1995-03-16 Mold mold for semiconductor package manufacturing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950005506A KR0144033B1 (en) 1995-03-16 1995-03-16 Mold mold for semiconductor package manufacturing

Publications (2)

Publication Number Publication Date
KR960036004A KR960036004A (en) 1996-10-28
KR0144033B1 true KR0144033B1 (en) 1998-07-01

Family

ID=66549420

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950005506A KR0144033B1 (en) 1995-03-16 1995-03-16 Mold mold for semiconductor package manufacturing

Country Status (1)

Country Link
KR (1) KR0144033B1 (en)

Also Published As

Publication number Publication date
KR960036004A (en) 1996-10-28

Similar Documents

Publication Publication Date Title
US5368805A (en) Method for producing resin sealed type semiconductor device
US5204122A (en) Mold for use in resin encapsulation molding
KR0144033B1 (en) Mold mold for semiconductor package manufacturing
KR20040087924A (en) Method of resin sealing a semiconductor device, resin-sealed semiconductor device, and forming die for resin sealing the semiconductor device
JPH1158449A (en) Resin seal molding die for semiconductor device
JPS609131A (en) Method for resin sealing of semiconductor device and apparatus thereof
JP2598988B2 (en) Resin sealing molding method for electronic parts
JP3596689B2 (en) Resin sealing device for electronic components and resin sealing method using the same
KR0156328B1 (en) Semiconductor package leadframe having tie bar
JP3795684B2 (en) Resin sealing molding method for electronic parts
JPH06132331A (en) Semiconductor sealing mold
JPS63143824A (en) Molding die
WO2000030832A1 (en) Method for controlling temperature of mold for injection molding
JPS63137440A (en) Semiconductor device and manufacture thereof
KR100518911B1 (en) Gate structure for molding die
JPH07221244A (en) Lead frame
KR0117452Y1 (en) Hat plate structure
JPS62183130A (en) Manufacture of semiconductor device sealed with resin
JPH05293846A (en) Molding apparatus
JPH03280440A (en) Molding of semiconductor device using resin
JPH09239790A (en) Molding method and apparatus
JPH05326599A (en) Manufacture of resin-sealed-type semiconductor device
JPH05129353A (en) Semiconductor manufacturing apparatus
JPH1134114A (en) Resin sealing mold and resin sealing method using such mold
JPH02241042A (en) Ic sealing method

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090327

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee