JPWO2025182149A1 - - Google Patents

Info

Publication number
JPWO2025182149A1
JPWO2025182149A1 JP2025556015A JP2025556015A JPWO2025182149A1 JP WO2025182149 A1 JPWO2025182149 A1 JP WO2025182149A1 JP 2025556015 A JP2025556015 A JP 2025556015A JP 2025556015 A JP2025556015 A JP 2025556015A JP WO2025182149 A1 JPWO2025182149 A1 JP WO2025182149A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2025556015A
Other languages
Japanese (ja)
Other versions
JP7802253B1 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2025182149A1 publication Critical patent/JPWO2025182149A1/ja
Application granted granted Critical
Publication of JP7802253B1 publication Critical patent/JP7802253B1/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02Digital function generators
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
JP2025556015A 2024-02-27 2024-11-06 双方向論理素子、演算装置、及び演算方法 Active JP7802253B1 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2024027754 2024-02-27
JP2024027754 2024-02-27
PCT/JP2024/039519 WO2025182149A1 (ja) 2024-02-27 2024-11-06 双方向論理素子、演算装置、及び演算方法

Publications (2)

Publication Number Publication Date
JPWO2025182149A1 true JPWO2025182149A1 (https=) 2025-09-04
JP7802253B1 JP7802253B1 (ja) 2026-01-19

Family

ID=96920979

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2025556015A Active JP7802253B1 (ja) 2024-02-27 2024-11-06 双方向論理素子、演算装置、及び演算方法

Country Status (3)

Country Link
JP (1) JP7802253B1 (https=)
CN (1) CN121866521A (https=)
WO (1) WO2025182149A1 (https=)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4593346B2 (ja) * 2005-04-20 2010-12-08 博幸 荻野 汎用論理モジュール及びそれを有する回路
JP5918568B2 (ja) * 2012-02-29 2016-05-18 株式会社日立情報通信エンジニアリング 論理モジュール

Also Published As

Publication number Publication date
CN121866521A (zh) 2026-04-14
JP7802253B1 (ja) 2026-01-19
WO2025182149A1 (ja) 2025-09-04

Similar Documents

Publication Publication Date Title
CN309616258S (https=)
CN308407664S (https=)
CN308404583S (https=)
CN308404701S (https=)
CN308404726S (https=)
CN308405456S (https=)
CN309640026S (https=)
CN308407707S (https=)
CN308407774S (https=)
CN308408231S (https=)
CN308408613S (https=)
CN308408666S (https=)
CN308412471S (https=)
CN308412520S (https=)
CN308412580S (https=)
CN308412863S (https=)
CN308412997S (https=)
CN308413041S (https=)
CN309692858S (https=)
CN308413570S (https=)
CN308413829S (https=)
CN308414786S (https=)
CN308415088S (https=)
CN308415972S (https=)
CN308417279S (https=)

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20251029

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20251029

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20251030

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20251216

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20260106

R150 Certificate of patent or registration of utility model

Ref document number: 7802253

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150