JP7802253B1 - 双方向論理素子、演算装置、及び演算方法 - Google Patents

双方向論理素子、演算装置、及び演算方法

Info

Publication number
JP7802253B1
JP7802253B1 JP2025556015A JP2025556015A JP7802253B1 JP 7802253 B1 JP7802253 B1 JP 7802253B1 JP 2025556015 A JP2025556015 A JP 2025556015A JP 2025556015 A JP2025556015 A JP 2025556015A JP 7802253 B1 JP7802253 B1 JP 7802253B1
Authority
JP
Japan
Prior art keywords
bidirectional
function
input
unit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2025556015A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2025182149A1 (https=
Inventor
博幸 荻野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of JPWO2025182149A1 publication Critical patent/JPWO2025182149A1/ja
Application granted granted Critical
Publication of JP7802253B1 publication Critical patent/JP7802253B1/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02—Digital function generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
JP2025556015A 2024-02-27 2024-11-06 双方向論理素子、演算装置、及び演算方法 Active JP7802253B1 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2024027754 2024-02-27
JP2024027754 2024-02-27
PCT/JP2024/039519 WO2025182149A1 (ja) 2024-02-27 2024-11-06 双方向論理素子、演算装置、及び演算方法

Publications (2)

Publication Number Publication Date
JPWO2025182149A1 JPWO2025182149A1 (https=) 2025-09-04
JP7802253B1 true JP7802253B1 (ja) 2026-01-19

Family

ID=96920979

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2025556015A Active JP7802253B1 (ja) 2024-02-27 2024-11-06 双方向論理素子、演算装置、及び演算方法

Country Status (3)

Country Link
JP (1) JP7802253B1 (https=)
CN (1) CN121866521A (https=)
WO (1) WO2025182149A1 (https=)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006303857A (ja) * 2005-04-20 2006-11-02 Kyoto Univ 汎用論理モジュール及びそれを有する回路
JP2013179547A (ja) * 2012-02-29 2013-09-09 Hitachi Information & Telecommunication Engineering Ltd 論理モジュール

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006303857A (ja) * 2005-04-20 2006-11-02 Kyoto Univ 汎用論理モジュール及びそれを有する回路
JP2013179547A (ja) * 2012-02-29 2013-09-09 Hitachi Information & Telecommunication Engineering Ltd 論理モジュール

Also Published As

Publication number Publication date
CN121866521A (zh) 2026-04-14
JPWO2025182149A1 (https=) 2025-09-04
WO2025182149A1 (ja) 2025-09-04

Similar Documents

Publication Publication Date Title
US7971172B1 (en) IC that efficiently replicates a function to save logic and routing resources
US5151875A (en) MOS array multiplier cell
US7230451B1 (en) Programmable logic device with routing channels
Saxena et al. Analysis of low power, area-efficient and high speed fast adder
CN102819520A (zh) 具有嵌入式浮点结构的数字信号处理模块
Sarkar et al. Comparison of various adders and their VLSI implementation
US4878192A (en) Arithmetic processor and divider using redundant signed digit arithmetic
US5010511A (en) Digit-serial linear combining apparatus useful in dividers
US20220236950A1 (en) Full adder integrated circuit and 4-2 compressor integrated circuit based on the full adder integrated circuit
Swettha et al. Area and power efficient MAC unit
JP3225043B2 (ja) 絶対値算術演算ユニット及び差動マルチプレクサ
Ganguly et al. A unified flagged prefix constant addition-subtraction scheme for design of area and power efficient binary floating-point and constant integer arithmetic circuits
JP7802253B1 (ja) 双方向論理素子、演算装置、及び演算方法
JP3604518B2 (ja) 除算装置
US8589464B1 (en) Arithmetic logic unit
US5084834A (en) Digit-serial linear combining apparatus
US8463836B1 (en) Performing mathematical and logical operations in multiple sub-cycles
US6484193B1 (en) Fully pipelined parallel multiplier with a fast clock cycle
US4866657A (en) Adder circuitry utilizing redundant signed digit operands
Ercegovac et al. Digit-recurrence algorithms for division and square root with limited precision primitives
US7818361B1 (en) Method and apparatus for performing two's complement multiplication
US5978826A (en) Adder with even/odd 1-bit adder cells
Hema et al. Low Power and Area Efficient Carry Save Adder Based on Static 125nm CMOS Technology
US7240085B2 (en) Faster shift value calculation using modified carry-lookahead adder
US7765249B1 (en) Use of hybrid interconnect/logic circuits for multiplication

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20251029

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20251029

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20251030

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20251216

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20260106

R150 Certificate of patent or registration of utility model

Ref document number: 7802253

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150