JPWO2025009346A5 - - Google Patents
Info
- Publication number
- JPWO2025009346A5 JPWO2025009346A5 JP2025531454A JP2025531454A JPWO2025009346A5 JP WO2025009346 A5 JPWO2025009346 A5 JP WO2025009346A5 JP 2025531454 A JP2025531454 A JP 2025531454A JP 2025531454 A JP2025531454 A JP 2025531454A JP WO2025009346 A5 JPWO2025009346 A5 JP WO2025009346A5
- Authority
- JP
- Japan
- Prior art keywords
- data
- semiconductor device
- bus
- broadcast
- communication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2023111351 | 2023-07-06 | ||
| PCT/JP2024/021377 WO2025009346A1 (ja) | 2023-07-06 | 2024-06-12 | 半導体装置、および通信システム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2025009346A1 JPWO2025009346A1 (https=) | 2025-01-09 |
| JPWO2025009346A5 true JPWO2025009346A5 (https=) | 2026-04-06 |
Family
ID=94171651
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2025531454A Pending JPWO2025009346A1 (https=) | 2023-07-06 | 2024-06-12 |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JPWO2025009346A1 (https=) |
| CN (1) | CN121444081A (https=) |
| WO (1) | WO2025009346A1 (https=) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3838809B2 (ja) * | 1999-03-30 | 2006-10-25 | 川崎マイクロエレクトロニクス株式会社 | シリアルデータ転送装置 |
| JP2001067107A (ja) * | 1999-08-30 | 2001-03-16 | Mitsubishi Electric Corp | プログラマブルコントローラシステムおよびその情報伝送制御方法 |
-
2024
- 2024-06-12 JP JP2025531454A patent/JPWO2025009346A1/ja active Pending
- 2024-06-12 WO PCT/JP2024/021377 patent/WO2025009346A1/ja active Pending
- 2024-06-12 CN CN202480044371.1A patent/CN121444081A/zh active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4447892B2 (ja) | マルチコア通信モジュールを組み入れたデータ通信システム及び方法 | |
| US20050125574A1 (en) | Remapping routing information entries in an expander | |
| US20170139849A1 (en) | Driverless storage device using serially-attached non-volatile memory | |
| US11157183B2 (en) | Memory controller | |
| US20100185811A1 (en) | Data processing system and method | |
| JP3070025B2 (ja) | 半導体記憶装置 | |
| US20160292123A1 (en) | Semiconductor device | |
| US9798901B2 (en) | Device having a security module | |
| US11409679B2 (en) | System component and use of a system component | |
| KR100814904B1 (ko) | 칩 내부 회로 간의 데이터 전송을 위한 통신 시스템 | |
| JP5497743B2 (ja) | 複数のプロセスからメモリ領域へのアクセスを制御する方法、及び、本方法を実現するためのメッセージメモリを備えた通信モジュール | |
| KR101202317B1 (ko) | 어드레스 채널 상에서의 보조 기록들 | |
| US8571016B2 (en) | Connection arrangement | |
| CN107291641B (zh) | 用于计算单元的存储器直接访问控制装置及其运行方法 | |
| JPWO2025009346A5 (https=) | ||
| US20110252170A1 (en) | Hierarchical to physical bus translation | |
| KR100261154B1 (ko) | 직접 메모리 액세스 제어 장치 | |
| US20190205063A1 (en) | Memory controller and method for accessing memory module | |
| US20070300014A1 (en) | Debug port for on-die DRAM | |
| EP3244582B1 (en) | Switch and data accessing method thereof | |
| ES2349340T3 (es) | Módulos de comunicaciones. | |
| JP4765003B2 (ja) | マルチプロセッサシステム | |
| KR20140123713A (ko) | 직렬 인터페이스를 통한 디바이스 접근 장치 및 그 방법 | |
| US8055813B2 (en) | Flexible and efficient configuration of multiple common interfaces | |
| JP2023143302A (ja) | 中継装置および中継方法 |