JPWO2024236730A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2024236730A5 JPWO2024236730A5 JP2023579132A JP2023579132A JPWO2024236730A5 JP WO2024236730 A5 JPWO2024236730 A5 JP WO2024236730A5 JP 2023579132 A JP2023579132 A JP 2023579132A JP 2023579132 A JP2023579132 A JP 2023579132A JP WO2024236730 A5 JPWO2024236730 A5 JP WO2024236730A5
- Authority
- JP
- Japan
- Prior art keywords
- input signal
- variable function
- function unit
- integrated circuit
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2023/018258 WO2024236730A1 (ja) | 2023-05-16 | 2023-05-16 | 集積回路試験システム、集積回路試験装置、集積回路試験方法、及びプログラム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP7483165B1 JP7483165B1 (ja) | 2024-05-14 |
| JPWO2024236730A1 JPWO2024236730A1 (https=) | 2024-11-21 |
| JPWO2024236730A5 true JPWO2024236730A5 (https=) | 2025-04-22 |
Family
ID=91030969
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023579132A Active JP7483165B1 (ja) | 2023-05-16 | 2023-05-16 | 集積回路試験システム、集積回路試験装置、集積回路試験方法、及びプログラム |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP7483165B1 (https=) |
| WO (1) | WO2024236730A1 (https=) |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2873833B1 (fr) * | 2004-07-29 | 2006-10-13 | Temento Systems | Debogueur d'un circuit electronique fabrique a partir d'un programme en langage de description de materiel |
| JP4890086B2 (ja) * | 2006-04-21 | 2012-03-07 | アオイ電子株式会社 | 回路検証装置及び回路検証方法 |
| JP2008060819A (ja) * | 2006-08-30 | 2008-03-13 | Fujitsu Ltd | 集積回路の試験方法 |
| JP2022162860A (ja) * | 2021-04-13 | 2022-10-25 | 日立Astemo株式会社 | 演算装置、演算システム、テスト方法 |
-
2023
- 2023-05-16 JP JP2023579132A patent/JP7483165B1/ja active Active
- 2023-05-16 WO PCT/JP2023/018258 patent/WO2024236730A1/ja not_active Ceased
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Minns et al. | FSM-based digital design using Verilog HDL | |
| US20190005178A1 (en) | Waveform based reconstruction for emulation | |
| Zhang et al. | Remote FPGA lab platform for computer system curriculum | |
| CN106128178A (zh) | 基于虚拟仪器的实验系统 | |
| CN107562221B (zh) | 基于fpga在线实验平台的ps/2键盘鼠标接口在线实验方法 | |
| JPWO2024236730A5 (https=) | ||
| CN105183954A (zh) | 一种基于pxi的串行总线健康监测平台 | |
| Ptak | Application of software packages in research and didactics | |
| Padhilah et al. | Evaluasi User Experience Dalam Aspek Usability Pada Aplikasi Android Edukasi Literasi Matematika | |
| JP2007172127A5 (https=) | ||
| CN103618853B (zh) | 一种红外焦平面器件视频输出信号的可编程模拟装置及方法 | |
| TW202305591A (zh) | 資訊處理系統、資訊處理裝置、資訊處理裝置使用方法、使用者終端及其程式 | |
| JP7483165B1 (ja) | 集積回路試験システム、集積回路試験装置、集積回路試験方法、及びプログラム | |
| CN103699726B (zh) | 基于fpga的仿效adc的方法及装置 | |
| KR101738005B1 (ko) | 논리 분석기 | |
| Canavan et al. | Audio DSP remote hardware prototyping and console creation | |
| Davydov et al. | Complex for Remote Execution of Laboratory Work on Radioelectronics | |
| Peng et al. | Based on LabVIEW remote virtual electronic laboratory design and implementation | |
| US20040122643A1 (en) | Apparatus and method for simulating switched-capacitor circuits | |
| Porzio | LabView and Connections with Third-Party Hardware | |
| Osolinskyi et al. | The hybrid research stand based on labview within iot | |
| SU832558A1 (ru) | Устройство дл моделировани цифро-ВыХ Об'ЕКТОВ | |
| Marshall et al. | WIMP51 processor: Envisioning and recreating the platform for implementing student design projects | |
| Liu et al. | Design and implementation of Galaxian game based on FPGA architecture | |
| CN113658494A (zh) | 一种基于嵌入式开发的实验教学装置 |