JPWO2023248657A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2023248657A5
JPWO2023248657A5 JP2024528398A JP2024528398A JPWO2023248657A5 JP WO2023248657 A5 JPWO2023248657 A5 JP WO2023248657A5 JP 2024528398 A JP2024528398 A JP 2024528398A JP 2024528398 A JP2024528398 A JP 2024528398A JP WO2023248657 A5 JPWO2023248657 A5 JP WO2023248657A5
Authority
JP
Japan
Prior art keywords
interlayer connection
connection conductors
region
multilayer substrate
axis direction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2024528398A
Other languages
English (en)
Japanese (ja)
Other versions
JP7601288B2 (ja
JPWO2023248657A1 (https=
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/JP2023/018517 external-priority patent/WO2023248657A1/ja
Publication of JPWO2023248657A1 publication Critical patent/JPWO2023248657A1/ja
Application granted granted Critical
Publication of JP7601288B2 publication Critical patent/JP7601288B2/ja
Publication of JPWO2023248657A5 publication Critical patent/JPWO2023248657A5/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2024528398A 2022-06-24 2023-05-18 多層基板、多層基板モジュール及び電子機器 Active JP7601288B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2022101858 2022-06-24
JP2022101858 2022-06-24
PCT/JP2023/018517 WO2023248657A1 (ja) 2022-06-24 2023-05-18 多層基板、多層基板モジュール及び電子機器

Publications (3)

Publication Number Publication Date
JPWO2023248657A1 JPWO2023248657A1 (https=) 2023-12-28
JP7601288B2 JP7601288B2 (ja) 2024-12-17
JPWO2023248657A5 true JPWO2023248657A5 (https=) 2024-12-19

Family

ID=89379697

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024528398A Active JP7601288B2 (ja) 2022-06-24 2023-05-18 多層基板、多層基板モジュール及び電子機器

Country Status (4)

Country Link
US (1) US20250048533A1 (https=)
JP (1) JP7601288B2 (https=)
CN (1) CN119487983A (https=)
WO (1) WO2023248657A1 (https=)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010123830A (ja) 2008-11-21 2010-06-03 Panasonic Corp プリント配線板とその製造方法
WO2016080333A1 (ja) * 2014-11-21 2016-05-26 株式会社村田製作所 モジュール
JP6665864B2 (ja) 2015-11-17 2020-03-13 株式会社村田製作所 多層基板及び電子機器

Similar Documents

Publication Publication Date Title
CN102074556B (zh) 半导体器件及其制造方法
KR100631922B1 (ko) 개선된 열 확산 성능을 갖는 다층 회로 보오드 및 그에따른 제조방법
US20050274957A1 (en) LED packaging structure
KR970706604A (ko) 반도체 장치 및 그의 실장 구조체(Semiconductor Device and lit Mounting Structure)
JPWO2011136262A1 (ja) 有機el照明装置
US20120216849A1 (en) Solar Photovoltaic Device
JP4195883B2 (ja) 多層モジュール
JPH0810744B2 (ja) 半導体装置
US10811332B2 (en) Thermal-dissipating substrate structure
CN102498579A (zh) 太阳能电池及多个太阳能电池的组件
US20240304850A1 (en) Battery, method for manufacturing battery, and circuit substrate
US20080230886A1 (en) Stacked package module
US11322435B2 (en) Package substrate having power trace pattern and ground trace pattern, and semiconductor package including the same
JP2021140992A (ja) コネクタ付き多心ケーブル
KR101391089B1 (ko) 반도체 패키지 및 그 제조방법
JPWO2023248657A5 (https=)
US7843051B2 (en) Semiconductor package and method of fabricating the same
CN115243445A (zh) 一种显示装置
TW557561B (en) Flip chip package structure
JP7601288B2 (ja) 多層基板、多層基板モジュール及び電子機器
JP7140481B2 (ja) インダクタおよびその製造方法
JPWO2023248634A5 (https=)
CN115552618B (zh) 一种显示基板和显示装置
US20250183186A1 (en) Semiconductor package
CN212412085U (zh) 一种电极导通结构及显示面板