JPWO2022147137A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2022147137A5
JPWO2022147137A5 JP2023540531A JP2023540531A JPWO2022147137A5 JP WO2022147137 A5 JPWO2022147137 A5 JP WO2022147137A5 JP 2023540531 A JP2023540531 A JP 2023540531A JP 2023540531 A JP2023540531 A JP 2023540531A JP WO2022147137 A5 JPWO2022147137 A5 JP WO2022147137A5
Authority
JP
Japan
Prior art keywords
signal
integrated circuit
clock signal
output
circuit device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2023540531A
Other languages
English (en)
Japanese (ja)
Other versions
JP2024501878A (ja
JP2024501878A5 (https=
Publication date
Priority claimed from US17/139,584 external-priority patent/US11095293B1/en
Application filed filed Critical
Publication of JP2024501878A publication Critical patent/JP2024501878A/ja
Publication of JPWO2022147137A5 publication Critical patent/JPWO2022147137A5/ja
Publication of JP2024501878A5 publication Critical patent/JP2024501878A5/ja
Pending legal-status Critical Current

Links

JP2023540531A 2020-12-31 2021-12-29 フィードバック分周器のない低電力フラクショナルアナログpll Pending JP2024501878A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US17/139,584 2020-12-31
US17/139,584 US11095293B1 (en) 2020-12-31 2020-12-31 Low-power fractional analog PLL without feedback divider
PCT/US2021/065528 WO2022147137A1 (en) 2020-12-31 2021-12-29 Low-power fractional analog pll without feedback divider

Publications (3)

Publication Number Publication Date
JP2024501878A JP2024501878A (ja) 2024-01-16
JPWO2022147137A5 true JPWO2022147137A5 (https=) 2024-12-19
JP2024501878A5 JP2024501878A5 (https=) 2024-12-19

Family

ID=77274227

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023540531A Pending JP2024501878A (ja) 2020-12-31 2021-12-29 フィードバック分周器のない低電力フラクショナルアナログpll

Country Status (5)

Country Link
US (2) US11095293B1 (https=)
EP (1) EP4272315B1 (https=)
JP (1) JP2024501878A (https=)
CN (1) CN116671019A (https=)
WO (1) WO2022147137A1 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP4429116A4 (en) * 2021-11-30 2025-01-15 Huawei Technologies Co., Ltd. PHASE CONTROL LOOP, HIGH FREQUENCY TRANSMITTER-RECEIVER AND COMMUNICATION DEVICE
US11909409B1 (en) * 2022-08-23 2024-02-20 Faraday Technology Corp. Low jitter PLL
US11870451B1 (en) * 2022-12-20 2024-01-09 Viavi Solutions Inc. Frequency synthesizer using voltage-controlled oscillator (VCO) core of wideband synthesizer with integrated VCO
US12525986B2 (en) * 2023-04-25 2026-01-13 Texas Instruments Incorporated Digital to analog conversion

Family Cites Families (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6307906B1 (en) * 1997-10-07 2001-10-23 Applied Micro Circuits Corporation Clock and data recovery scheme for multi-channel data communications receivers
US6310521B1 (en) * 1999-12-23 2001-10-30 Cypress Semiconductor Corp. Reference-free clock generation and data recovery PLL
US6907374B1 (en) * 2003-03-19 2005-06-14 Zilog, Inc. Self-calibrating sigma-delta analog-to-digital converter
JP4373267B2 (ja) * 2003-07-09 2009-11-25 株式会社ルネサステクノロジ スプレッドスペクトラムクロック発生器及びそれを用いた集積回路装置
US7064591B1 (en) * 2004-05-11 2006-06-20 Rf Micro Devices, Inc. Coarse tuning for fractional-N synthesizers
KR100630343B1 (ko) * 2004-07-14 2006-09-29 삼성전자주식회사 아날로그 위상 보간 기술을 이용한 클록 데이터 복원 회로및 그 동작 방법
DE102004046404B4 (de) * 2004-09-24 2006-07-20 Infineon Technologies Ag Schaltungsanordnung und Verfahren zum Bestimmen einer Frequenzdrift in einem Phasenregelkreis
US7486145B2 (en) * 2007-01-10 2009-02-03 International Business Machines Corporation Circuits and methods for implementing sub-integer-N frequency dividers using phase rotators
GB0805812D0 (en) * 2008-03-31 2008-04-30 Cambridge Silicon Radio Ltd Phase locked loop modulation
US8289086B2 (en) * 2008-04-02 2012-10-16 Qualcomm Atheros, Inc. Fractional and integer PLL architectures
DE602008004158D1 (de) * 2008-10-03 2011-02-03 Swatch Group Res & Dev Ltd Selbstkalibrierverfahren eines Frequenzgenerators mit Zweipunkt-FSK-Modulation
US20180254882A1 (en) * 2009-01-10 2018-09-06 John W. Bogdan Synthesizing Clock of OFDM Receiver
TWI502308B (zh) * 2009-07-09 2015-10-01 Univ Nat Taiwan 全數位展頻時脈產生器
WO2011077480A1 (ja) * 2009-12-22 2011-06-30 株式会社 東芝 無線装置
JP5799536B2 (ja) * 2011-03-17 2015-10-28 株式会社リコー フラクショナルpll回路
JP2012205046A (ja) * 2011-03-25 2012-10-22 Renesas Electronics Corp 半導体集積回路およびその動作方法
US8855215B2 (en) * 2011-05-09 2014-10-07 The Royal Institution For The Advancement Of Learning/Mcgill University Phase/frequency synthesis using periodic sigma-delta modulated bit-stream techniques
US10205459B2 (en) * 2012-09-11 2019-02-12 Intel Corporation Multi-phase fractional divider
US9035682B2 (en) * 2012-12-29 2015-05-19 Motorola Solutions, Inc. Method and apparatus for single port modulation using a fractional-N modulator
US8933733B2 (en) * 2013-01-07 2015-01-13 Mediatek Singapore Pte. Ltd. Method and system for fast synchronized dynamic switching of a reconfigurable phase locked loop (PLL) for near field communications (NFC) peer to peer (P2P) active communications
US9048847B2 (en) * 2013-09-24 2015-06-02 Analog Devices Global Apparatus and methods for synchronizing phase-locked loops
TWI533614B (zh) * 2013-12-04 2016-05-11 瑞昱半導體股份有限公司 具有迴路頻寬校正功能的鎖相迴路裝置及其方法
US9692428B2 (en) * 2013-12-20 2017-06-27 Texas Instruments Incorporated Self-calibrating shared-component dual synthesizer
US9225348B2 (en) * 2014-01-10 2015-12-29 International Business Machines Corporation Prediction based digital control for fractional-N PLLs
JP6360386B2 (ja) * 2014-08-12 2018-07-18 ルネサスエレクトロニクス株式会社 スペクトラム拡散クロック生成回路
US10175130B2 (en) * 2015-04-20 2019-01-08 Infineon Technologies Ag System and method for a MEMS sensor
US9553714B2 (en) * 2015-06-26 2017-01-24 Broadcom Corporation Frequency multiplier for a phase-locked loop
EP3168983B1 (fr) * 2015-11-13 2018-10-17 The Swatch Group Research and Development Ltd. Procédé de calibration d'un synthétiseur de fréquence à modulation fsk à deux points
US10097190B2 (en) * 2016-12-19 2018-10-09 Futurewei Technologies, Inc. Wide capture range reference-less frequency detector
US10063365B1 (en) * 2017-03-10 2018-08-28 Keyssa Systems, Inc. Re-timer network insertion
US10128858B2 (en) * 2017-04-04 2018-11-13 Intel Corporation Phase-locked loop circuitry including improved phase alignment mechanism
US10236895B1 (en) * 2017-12-19 2019-03-19 Analog Bits Inc. Method and circuits for fine-controlled phase/frequency offsets in phase-locked loops
KR102474578B1 (ko) * 2018-01-08 2022-12-05 삼성전자주식회사 반도체 장치 및 반도체 장치의 동작 방법
EP3573242B1 (en) * 2018-03-29 2025-04-30 Shenzhen Goodix Technology Co., Ltd. Frequency generator and frequency generation method
US10824764B2 (en) * 2018-06-27 2020-11-03 Intel Corporation Apparatus for autonomous security and functional safety of clock and voltages
US10924123B2 (en) * 2018-12-13 2021-02-16 Texas Instruments Incorporated Phase-locked loop (PLL) with direct feedforward circuit
US11545985B2 (en) * 2018-12-14 2023-01-03 Silicon Laboratories Inc. Apparatus for digitally controlled oscillators and associated methods
JP2020098988A (ja) * 2018-12-18 2020-06-25 セイコーエプソン株式会社 回路装置、発振器、電子機器及び移動体
WO2020166645A1 (ja) * 2019-02-15 2020-08-20 株式会社ソシオネクスト デジタル位相同期回路、デジタル制御発振器、デジタル-時間変換器
JP7324013B2 (ja) * 2019-02-15 2023-08-09 キヤノン株式会社 分数分周器および周波数シンセサイザ
US10873335B2 (en) * 2019-05-02 2020-12-22 Apple Inc. Divider control and reset for phase-locked loops
US20200373927A1 (en) * 2019-05-26 2020-11-26 Jinghang Liang Differential Alias-Locked Loop

Similar Documents

Publication Publication Date Title
CN101151838B (zh) 用异步参考时钟进行的数据洁净化
US8537952B1 (en) Fractional-N frequency synthesizer with separate phase and frequency detectors
CN101807919B (zh) 锁相环电路、锁相方法
WO2011050693A1 (zh) 一种锁定系统及方法
EP4272315B1 (en) Low-power fractional analog pll without feedback divider
WO2009135406A1 (zh) 一种产生时钟的方法和装置
KR19990077940A (ko) 위상검출기
CN105634443B (zh) 时钟产生装置与其小数分频器
EP1474872B1 (en) Phase-locked-loop with reduced clock jitter
JP2002198808A (ja) Pll回路および光通信受信装置
CN110190846B (zh) 锁相环防频率过冲电路
TW200820628A (en) Hybrid phase-locked loop
US6853223B2 (en) Phase comparator and clock recovery circuit
JPWO2022147137A5 (https=)
JP3617456B2 (ja) Pll回路および光通信受信装置
US8432191B2 (en) Phase-locked loop having high-gain mode phase-frequency detector
CN110506394B (zh) 频率产生器
US6937105B2 (en) Frequency locked loop with improved stability using binary rate multiplier circuits
CN100353673C (zh) 锁相环频率合成器
CN210129851U (zh) 时脉数据恢复电路
CN115149906A (zh) 基于模拟反馈的占空比矫正的倍频器
JP2877185B2 (ja) クロック発生器
JP2006157630A (ja) Pll回路
JP2001127629A (ja) Pll周波数シンセサイザ回路
JPS6333739B2 (https=)