JPWO2022118971A1 - - Google Patents

Info

Publication number
JPWO2022118971A1
JPWO2022118971A1 JP2022567012A JP2022567012A JPWO2022118971A1 JP WO2022118971 A1 JPWO2022118971 A1 JP WO2022118971A1 JP 2022567012 A JP2022567012 A JP 2022567012A JP 2022567012 A JP2022567012 A JP 2022567012A JP WO2022118971 A1 JPWO2022118971 A1 JP WO2022118971A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2022567012A
Other languages
Japanese (ja)
Other versions
JP7845191B2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2022118971A1 publication Critical patent/JPWO2022118971A1/ja
Application granted granted Critical
Publication of JP7845191B2 publication Critical patent/JP7845191B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/01Manufacture or treatment
    • H10W74/019Manufacture or treatment using temporary auxiliary substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P54/00Cutting or separating of wafers, substrates or parts of devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7412Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support the auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/744Details of chemical or physical process used for separating the auxiliary support from a device or a wafer
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W42/00Arrangements for protection of devices
    • H10W42/121Arrangements for protection of devices protecting against mechanical damage
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00Marks applied to devices, e.g. for alignment or identification
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/01Manufacture or treatment
    • H10W74/014Manufacture or treatment using batch processing
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/10Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/114Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
    • H10W74/117Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7424Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self-supporting substrates
JP2022567012A 2020-12-04 2021-12-03 半導体装置を製造する方法 Active JP7845191B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JPPCT/JP2020/045336 2020-12-04
JP2020045336 2020-12-04
PCT/JP2021/044561 WO2022118971A1 (ja) 2020-12-04 2021-12-03 半導体装置を製造する方法

Publications (2)

Publication Number Publication Date
JPWO2022118971A1 true JPWO2022118971A1 (https=) 2022-06-09
JP7845191B2 JP7845191B2 (ja) 2026-04-14

Family

ID=81853336

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022567012A Active JP7845191B2 (ja) 2020-12-04 2021-12-03 半導体装置を製造する方法

Country Status (5)

Country Link
US (1) US20240006192A1 (https=)
JP (1) JP7845191B2 (https=)
KR (1) KR20230113759A (https=)
CN (1) CN116547800A (https=)
WO (1) WO2022118971A1 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11996384B2 (en) 2020-12-15 2024-05-28 Pulseforge, Inc. Method and apparatus for debonding temporarily bonded wafers in wafer-level packaging applications
CN116888714A (zh) * 2021-02-01 2023-10-13 长濑化成株式会社 电子部件安装基板的密封方法及热固化性片材
WO2025061255A1 (de) * 2023-09-18 2025-03-27 Erich Thallner Substratstapel, modifiziertes schichtsystem, verfahren zum handhaben des substratstapels und vorrichtung für ein solches verfahren
CN121816100A (zh) * 2026-03-11 2026-04-07 北京升宇科技有限公司 微型高可靠封装结构及其制备方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011029585A (ja) * 2009-07-23 2011-02-10 Samsung Electro-Mechanics Co Ltd 半導体パッケージ及びこれの製造方法
JP2016048729A (ja) * 2014-08-27 2016-04-07 株式会社東芝 仮接着用支持基板及び半導体デバイスの製造方法
JP2018009138A (ja) * 2016-07-05 2018-01-18 日立化成株式会社 仮固定用樹脂組成物、仮固定用樹脂フィルム及び仮固定用樹脂フィルムシート

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3853247B2 (ja) 2002-04-16 2006-12-06 日東電工株式会社 電子部品用加熱剥離型粘着シートおよび電子部品の加工方法並びに電子部品
JP2006222164A (ja) * 2005-02-08 2006-08-24 Shinko Electric Ind Co Ltd 半導体装置及びその製造方法
JP2013074184A (ja) * 2011-09-28 2013-04-22 Nitto Denko Corp 半導体装置の製造方法
JP2016139754A (ja) * 2015-01-29 2016-08-04 日立化成株式会社 半導体装置の製造方法
JP7221046B2 (ja) * 2018-12-26 2023-02-13 東京応化工業株式会社 接着剤組成物、積層体、積層体の製造方法、及び電子部品の製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011029585A (ja) * 2009-07-23 2011-02-10 Samsung Electro-Mechanics Co Ltd 半導体パッケージ及びこれの製造方法
JP2016048729A (ja) * 2014-08-27 2016-04-07 株式会社東芝 仮接着用支持基板及び半導体デバイスの製造方法
JP2018009138A (ja) * 2016-07-05 2018-01-18 日立化成株式会社 仮固定用樹脂組成物、仮固定用樹脂フィルム及び仮固定用樹脂フィルムシート

Also Published As

Publication number Publication date
KR20230113759A (ko) 2023-08-01
TW202230613A (zh) 2022-08-01
JP7845191B2 (ja) 2026-04-14
CN116547800A (zh) 2023-08-04
WO2022118971A1 (ja) 2022-06-09
US20240006192A1 (en) 2024-01-04

Similar Documents

Publication Publication Date Title
BR112023005462A2 (https=)
BR112023012656A2 (https=)
BR112021014123A2 (https=)
BR112023009656A2 (https=)
JPWO2022118929A1 (https=)
BR112022009896A2 (https=)
JPWO2022118971A1 (https=)
BR112021017747A2 (https=)
BR112022024743A2 (https=)
BR112022026905A2 (https=)
BR112023011738A2 (https=)
JPWO2022163763A1 (https=)
BR112023004146A2 (https=)
JPWO2022118969A1 (https=)
BR112023006729A2 (https=)
BR102021018859A2 (https=)
BR102021015500A2 (https=)
BR112023016292A2 (https=)
BR112023011539A2 (https=)
BR112023011610A2 (https=)
BR112023008976A2 (https=)
BR102021018926A2 (https=)
BR102021018167A2 (https=)
BR102021017576A2 (https=)
BR102021016837A2 (https=)

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20241105

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20250916

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20251117

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20260303

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20260316

R150 Certificate of patent or registration of utility model

Ref document number: 7845191

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150