JPWO2021240633A1 - - Google Patents
Info
- Publication number
- JPWO2021240633A1 JPWO2021240633A1 JP2022527306A JP2022527306A JPWO2021240633A1 JP WO2021240633 A1 JPWO2021240633 A1 JP WO2021240633A1 JP 2022527306 A JP2022527306 A JP 2022527306A JP 2022527306 A JP2022527306 A JP 2022527306A JP WO2021240633 A1 JPWO2021240633 A1 JP WO2021240633A1
- Authority
- JP
- Japan
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/02—Reliability analysis or reliability optimisation; Failure analysis, e.g. worst case scenario performance, failure mode and effects analysis [FMEA]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Evolutionary Computation (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Biomedical Technology (AREA)
- Life Sciences & Earth Sciences (AREA)
- Health & Medical Sciences (AREA)
- Biophysics (AREA)
- Data Mining & Analysis (AREA)
- Artificial Intelligence (AREA)
- Computational Linguistics (AREA)
- Neurology (AREA)
- General Health & Medical Sciences (AREA)
- Molecular Biology (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Image Analysis (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2020/020701 WO2021240633A1 (ja) | 2020-05-26 | 2020-05-26 | 情報処理回路および情報処理回路の設計方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2021240633A1 true JPWO2021240633A1 (https=) | 2021-12-02 |
| JPWO2021240633A5 JPWO2021240633A5 (https=) | 2023-01-30 |
| JP7456501B2 JP7456501B2 (ja) | 2024-03-27 |
Family
ID=78723071
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2022527306A Active JP7456501B2 (ja) | 2020-05-26 | 2020-05-26 | 情報処理回路および情報処理回路の設計方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US20230205957A1 (https=) |
| JP (1) | JP7456501B2 (https=) |
| TW (1) | TWI841838B (https=) |
| WO (1) | WO2021240633A1 (https=) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002117389A (ja) * | 1990-01-24 | 2002-04-19 | Hitachi Ltd | 情報処理装置 |
| JP2018133016A (ja) * | 2017-02-17 | 2018-08-23 | 株式会社半導体エネルギー研究所 | ニューラルネットワークシステム |
| US20190318232A1 (en) * | 2013-10-11 | 2019-10-17 | Hrl Laboratories, Llc | Scalable Integrated Circuit with Synaptic Electronics and CMOS integrated Memristors |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6864224B2 (ja) * | 2017-01-27 | 2021-04-28 | 富士通株式会社 | プロセッサ、情報処理装置及びプロセッサの動作方法 |
| CN110036384B (zh) * | 2017-09-29 | 2021-01-05 | 索尼公司 | 信息处理设备和信息处理方法 |
| TWI659324B (zh) * | 2018-02-14 | 2019-05-11 | 倍加科技股份有限公司 | 電路規劃結果產生方法與系統 |
| US11586907B2 (en) * | 2018-02-27 | 2023-02-21 | Stmicroelectronics S.R.L. | Arithmetic unit for deep learning acceleration |
| US11886980B2 (en) * | 2019-08-23 | 2024-01-30 | Nvidia Corporation | Neural network accelerator using logarithmic-based arithmetic |
| WO2021084717A1 (ja) * | 2019-10-31 | 2021-05-06 | 日本電気株式会社 | 情報処理回路および情報処理回路の設計方法 |
| JP7364026B2 (ja) * | 2020-02-14 | 2023-10-18 | 日本電気株式会社 | 情報処理回路 |
| US20230376769A1 (en) * | 2022-05-18 | 2023-11-23 | Seyed Alireza GHAFFARI | Method and system for training machine learning models using dynamic fixed-point data representations |
-
2020
- 2020-05-26 JP JP2022527306A patent/JP7456501B2/ja active Active
- 2020-05-26 US US17/926,728 patent/US20230205957A1/en active Pending
- 2020-05-26 WO PCT/JP2020/020701 patent/WO2021240633A1/ja not_active Ceased
-
2021
- 2021-04-26 TW TW110114833A patent/TWI841838B/zh active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002117389A (ja) * | 1990-01-24 | 2002-04-19 | Hitachi Ltd | 情報処理装置 |
| US20190318232A1 (en) * | 2013-10-11 | 2019-10-17 | Hrl Laboratories, Llc | Scalable Integrated Circuit with Synaptic Electronics and CMOS integrated Memristors |
| JP2018133016A (ja) * | 2017-02-17 | 2018-08-23 | 株式会社半導体エネルギー研究所 | ニューラルネットワークシステム |
Also Published As
| Publication number | Publication date |
|---|---|
| TWI841838B (zh) | 2024-05-11 |
| US20230205957A1 (en) | 2023-06-29 |
| WO2021240633A1 (ja) | 2021-12-02 |
| JP7456501B2 (ja) | 2024-03-27 |
| TW202147162A (zh) | 2021-12-16 |
Similar Documents
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20221111 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20221111 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20231017 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20231124 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20240213 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20240226 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 7456501 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |