JPWO2021240633A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2021240633A5
JPWO2021240633A5 JP2022527306A JP2022527306A JPWO2021240633A5 JP WO2021240633 A5 JPWO2021240633 A5 JP WO2021240633A5 JP 2022527306 A JP2022527306 A JP 2022527306A JP 2022527306 A JP2022527306 A JP 2022527306A JP WO2021240633 A5 JPWO2021240633 A5 JP WO2021240633A5
Authority
JP
Japan
Prior art keywords
circuit
parameter value
value output
parameter
output circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2022527306A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2021240633A1 (https=
JP7456501B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/JP2020/020701 external-priority patent/WO2021240633A1/ja
Publication of JPWO2021240633A1 publication Critical patent/JPWO2021240633A1/ja
Publication of JPWO2021240633A5 publication Critical patent/JPWO2021240633A5/ja
Application granted granted Critical
Publication of JP7456501B2 publication Critical patent/JP7456501B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2022527306A 2020-05-26 2020-05-26 情報処理回路および情報処理回路の設計方法 Active JP7456501B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2020/020701 WO2021240633A1 (ja) 2020-05-26 2020-05-26 情報処理回路および情報処理回路の設計方法

Publications (3)

Publication Number Publication Date
JPWO2021240633A1 JPWO2021240633A1 (https=) 2021-12-02
JPWO2021240633A5 true JPWO2021240633A5 (https=) 2023-01-30
JP7456501B2 JP7456501B2 (ja) 2024-03-27

Family

ID=78723071

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022527306A Active JP7456501B2 (ja) 2020-05-26 2020-05-26 情報処理回路および情報処理回路の設計方法

Country Status (4)

Country Link
US (1) US20230205957A1 (https=)
JP (1) JP7456501B2 (https=)
TW (1) TWI841838B (https=)
WO (1) WO2021240633A1 (https=)

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3353786B2 (ja) * 1990-01-24 2002-12-03 株式会社日立製作所 情報処理装置
US11501143B2 (en) * 2013-10-11 2022-11-15 Hrl Laboratories, Llc Scalable integrated circuit with synaptic electronics and CMOS integrated memristors
JP6864224B2 (ja) * 2017-01-27 2021-04-28 富士通株式会社 プロセッサ、情報処理装置及びプロセッサの動作方法
JP2018133016A (ja) 2017-02-17 2018-08-23 株式会社半導体エネルギー研究所 ニューラルネットワークシステム
CN110036384B (zh) * 2017-09-29 2021-01-05 索尼公司 信息处理设备和信息处理方法
TWI659324B (zh) * 2018-02-14 2019-05-11 倍加科技股份有限公司 電路規劃結果產生方法與系統
US11586907B2 (en) * 2018-02-27 2023-02-21 Stmicroelectronics S.R.L. Arithmetic unit for deep learning acceleration
US11886980B2 (en) * 2019-08-23 2024-01-30 Nvidia Corporation Neural network accelerator using logarithmic-based arithmetic
WO2021084717A1 (ja) * 2019-10-31 2021-05-06 日本電気株式会社 情報処理回路および情報処理回路の設計方法
JP7364026B2 (ja) * 2020-02-14 2023-10-18 日本電気株式会社 情報処理回路
US20230376769A1 (en) * 2022-05-18 2023-11-23 Seyed Alireza GHAFFARI Method and system for training machine learning models using dynamic fixed-point data representations

Similar Documents

Publication Publication Date Title
Schneeweiss Boolean functions: with engineering applications and computer programs
CN110826719A (zh) 一种量子程序的处理方法、装置、存储介质和电子装置
CN110516810B (zh) 一种量子程序的处理方法、装置、存储介质和电子装置
Vasicek et al. Evolutionary design of complex approximate combinational circuits
CN103034750A (zh) 可重复电路仿真的方法和系统
Thijssen et al. Compact: Flow-based computing on nanoscale crossbars with minimal semiperimeter
CN103366033A (zh) 统计电路仿真的方法和系统
Joksas et al. badcrossbar: A Python tool for computing and plotting currents and voltages in passive crossbar arrays
Hahanov et al. Truth table based intelligent computing
CN117540671B (zh) 基于关键值真值表的数字电路仿真方法及装置
Pala et al. RTL to GDSII flow implementation of 8-bit Baugh-Wooley multiplier
Thijssen et al. Compact: Flow-based computing on nanoscale crossbars with minimal semiperimeter and maximum dimension
US10628543B1 (en) Systems and methods for estimating a power consumption of a register-transfer level circuit design
JPWO2021240633A5 (https=)
Sasao et al. Applications of zero-suppressed decision diagrams
Smith Introduction to the Tools of Scientific Computing
Hahanov et al. Faults-as-address simulation
CN113128015B (zh) 预估单振幅模拟量子计算所需资源的方法和系统
Ersoy et al. Realization of artificial neural networks on FPGA
Sklyarov et al. FPGA-based Accelerators for Parallel Data Sort.
JPWO2021084717A5 (https=)
Ahn Extension of neuron machine neurocomputing architecture for spiking neural networks
Sumikawa et al. 1.2 nJ/classification 2.4 mm2 asynchronous wired-logic DNN processor using synthesized nonlinear function blocks in 0.18 μ m CMOS
Esmeraldo et al. Learning and Design of Computational Systems: Integrating the CompSim Simulator to FPGAs
Pine et al. Design and Synthesis of State Transition Graph-Based Sequential Multiplier for Fast Computing Operation