JPWO2021084717A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2021084717A5 JPWO2021084717A5 JP2021554008A JP2021554008A JPWO2021084717A5 JP WO2021084717 A5 JPWO2021084717 A5 JP WO2021084717A5 JP 2021554008 A JP2021554008 A JP 2021554008A JP 2021554008 A JP2021554008 A JP 2021554008A JP WO2021084717 A5 JPWO2021084717 A5 JP WO2021084717A5
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- information processing
- processing circuit
- parameter values
- product
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010365 information processing Effects 0.000 claims 15
- 238000000034 method Methods 0.000 claims 7
- 238000013135 deep learning Methods 0.000 claims 4
- 238000004364 calculation method Methods 0.000 claims 1
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2019/042927 WO2021084717A1 (ja) | 2019-10-31 | 2019-10-31 | 情報処理回路および情報処理回路の設計方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2021084717A1 JPWO2021084717A1 (https=) | 2021-05-06 |
| JPWO2021084717A5 true JPWO2021084717A5 (https=) | 2022-06-27 |
| JP7310910B2 JP7310910B2 (ja) | 2023-07-19 |
Family
ID=75714945
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2021554008A Active JP7310910B2 (ja) | 2019-10-31 | 2019-10-31 | 情報処理回路および情報処理回路の設計方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US20220413806A1 (https=) |
| JP (1) | JP7310910B2 (https=) |
| TW (1) | TWI830940B (https=) |
| WO (1) | WO2021084717A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7456501B2 (ja) * | 2020-05-26 | 2024-03-27 | 日本電気株式会社 | 情報処理回路および情報処理回路の設計方法 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004086374A (ja) * | 2002-08-23 | 2004-03-18 | Ricoh Co Ltd | 半導体装置 |
| US10552732B2 (en) * | 2016-08-22 | 2020-02-04 | Kneron Inc. | Multi-layer neural network |
| JP6623184B2 (ja) * | 2017-01-31 | 2019-12-18 | 日本電信電話株式会社 | 多層ニューラルネットの大局構造抽出装置、方法、及びプログラム |
| JP2018132830A (ja) * | 2017-02-13 | 2018-08-23 | ＬｅａｐＭｉｎｄ株式会社 | ニューラルネットワーク構築方法、ニューラルネットワーク装置及びニューラルネットワーク装置更新方法 |
| US11586907B2 (en) * | 2018-02-27 | 2023-02-21 | Stmicroelectronics S.R.L. | Arithmetic unit for deep learning acceleration |
| JP2019168851A (ja) * | 2018-03-22 | 2019-10-03 | 東芝メモリ株式会社 | 演算装置及び演算方法 |
| CN108764467B (zh) * | 2018-04-04 | 2021-08-17 | 北京大学深圳研究生院 | 用于卷积神经网络卷积运算和全连接运算电路 |
| WO2020095140A1 (ja) * | 2018-11-08 | 2020-05-14 | 株式会社半導体エネルギー研究所 | 半導体装置、及び電子機器 |
-
2019
- 2019-10-31 WO PCT/JP2019/042927 patent/WO2021084717A1/ja not_active Ceased
- 2019-10-31 JP JP2021554008A patent/JP7310910B2/ja active Active
- 2019-10-31 US US17/771,143 patent/US20220413806A1/en active Pending
-
2020
- 2020-08-24 TW TW109128738A patent/TWI830940B/zh active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN114219076B (zh) | 量子神经网络训练方法及装置、电子设备和介质 | |
| Himavathi et al. | Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization | |
| WO2017166568A1 (zh) | 一种神经网络加速器及其运算方法 | |
| Cui et al. | Pairwise comparison learning based bearing health quantitative modeling and its application in service life prediction | |
| JP2019502212A5 (https=) | ||
| JP2019174940A5 (https=) | ||
| US20200104718A1 (en) | Data distribution in an array of neural network cores | |
| CN107563596A (zh) | 一种基于贝叶斯因果网络的评价指标均衡态分析方法 | |
| JP2016530631A5 (https=) | ||
| JPWO2020234984A5 (https=) | ||
| JP2018081350A5 (https=) | ||
| JPWO2021084717A5 (https=) | ||
| JPWO2022260178A5 (https=) | ||
| Ayala et al. | Efficient hardware implementation of radial basis function neural network with customized-precision floating-point operations | |
| JP4883251B1 (ja) | 半導体集積回路及び指数算出方法 | |
| JP2018106237A5 (https=) | ||
| CN119885703B (zh) | 一种基于深度学习的工业设备拓扑优化方法及系统 | |
| Servadei et al. | Using machine learning for predicting area and firmware metrics of hardware designs from abstract specifications | |
| JP2021140493A (ja) | 情報処理装置、情報処理方法およびプログラム | |
| TWI830940B (zh) | 資訊處理電路以及資訊處理電路的設計方法 | |
| Abdulnabi et al. | Neural Network-based System Identification: A Comprehensive FPGA Design and Implementation | |
| JPWO2023234182A5 (ja) | データ処理装置、データ処理システム、データ処理方法およびプログラム | |
| JPWO2021240633A5 (https=) | ||
| CN204695010U (zh) | 一种基于bp神经网络调节pi控制器参数的电路 | |
| CN108734282A (zh) | 用于固定点机器学习的密集数字算术电路利用 |