TWI830940B - 資訊處理電路以及資訊處理電路的設計方法 - Google Patents

資訊處理電路以及資訊處理電路的設計方法 Download PDF

Info

Publication number
TWI830940B
TWI830940B TW109128738A TW109128738A TWI830940B TW I830940 B TWI830940 B TW I830940B TW 109128738 A TW109128738 A TW 109128738A TW 109128738 A TW109128738 A TW 109128738A TW I830940 B TWI830940 B TW I830940B
Authority
TW
Taiwan
Prior art keywords
circuit
information processing
layer
processing circuit
parameter values
Prior art date
Application number
TW109128738A
Other languages
English (en)
Chinese (zh)
Other versions
TW202119256A (zh
Inventor
竹中崇
井上浩明
Original Assignee
日商日本電氣股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商日本電氣股份有限公司 filed Critical 日商日本電氣股份有限公司
Publication of TW202119256A publication Critical patent/TW202119256A/zh
Application granted granted Critical
Publication of TWI830940B publication Critical patent/TWI830940B/zh

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/04—Architecture, e.g. interconnection topology
    • G06N3/0464—Convolutional networks [CNN, ConvNet]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/04—Architecture, e.g. interconnection topology
    • G06N3/045—Combinations of networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Biomedical Technology (AREA)
  • Biophysics (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Health & Medical Sciences (AREA)
  • Data Mining & Analysis (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Software Systems (AREA)
  • Molecular Biology (AREA)
  • General Health & Medical Sciences (AREA)
  • Evolutionary Computation (AREA)
  • Computational Linguistics (AREA)
  • Artificial Intelligence (AREA)
  • Neurology (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Complex Calculations (AREA)
TW109128738A 2019-10-31 2020-08-24 資訊處理電路以及資訊處理電路的設計方法 TWI830940B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
PCT/JP2019/042927 WO2021084717A1 (ja) 2019-10-31 2019-10-31 情報処理回路および情報処理回路の設計方法
WOPCT/JP2019/042927 2019-10-31

Publications (2)

Publication Number Publication Date
TW202119256A TW202119256A (zh) 2021-05-16
TWI830940B true TWI830940B (zh) 2024-02-01

Family

ID=75714945

Family Applications (1)

Application Number Title Priority Date Filing Date
TW109128738A TWI830940B (zh) 2019-10-31 2020-08-24 資訊處理電路以及資訊處理電路的設計方法

Country Status (4)

Country Link
US (1) US20220413806A1 (https=)
JP (1) JP7310910B2 (https=)
TW (1) TWI830940B (https=)
WO (1) WO2021084717A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7456501B2 (ja) * 2020-05-26 2024-03-27 日本電気株式会社 情報処理回路および情報処理回路の設計方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201807622A (zh) * 2016-08-22 2018-03-01 耐能有限公司 多層人造神經網路
JP2018132830A (ja) * 2017-02-13 2018-08-23 ＬｅａｐＭｉｎｄ株式会社 ニューラルネットワーク構築方法、ニューラルネットワーク装置及びニューラルネットワーク装置更新方法
CN108764467A (zh) * 2018-04-04 2018-11-06 北京大学深圳研究生院 用于卷积神经网络卷积运算和全连接运算电路
CN110197253A (zh) * 2018-02-27 2019-09-03 意法半导体国际有限公司 用于深度学习加速的算术单元

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004086374A (ja) * 2002-08-23 2004-03-18 Ricoh Co Ltd 半導体装置
JP6623184B2 (ja) * 2017-01-31 2019-12-18 日本電信電話株式会社 多層ニューラルネットの大局構造抽出装置、方法、及びプログラム
JP2019168851A (ja) * 2018-03-22 2019-10-03 東芝メモリ株式会社 演算装置及び演算方法
WO2020095140A1 (ja) * 2018-11-08 2020-05-14 株式会社半導体エネルギー研究所 半導体装置、及び電子機器

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201807622A (zh) * 2016-08-22 2018-03-01 耐能有限公司 多層人造神經網路
JP2018132830A (ja) * 2017-02-13 2018-08-23 ＬｅａｐＭｉｎｄ株式会社 ニューラルネットワーク構築方法、ニューラルネットワーク装置及びニューラルネットワーク装置更新方法
CN110197253A (zh) * 2018-02-27 2019-09-03 意法半导体国际有限公司 用于深度学习加速的算术单元
CN108764467A (zh) * 2018-04-04 2018-11-06 北京大学深圳研究生院 用于卷积神经网络卷积运算和全连接运算电路

Also Published As

Publication number Publication date
JPWO2021084717A1 (https=) 2021-05-06
US20220413806A1 (en) 2022-12-29
TW202119256A (zh) 2021-05-16
WO2021084717A1 (ja) 2021-05-06
JP7310910B2 (ja) 2023-07-19

Similar Documents

Publication Publication Date Title
KR102853349B1 (ko) 인공 신경 네트워크를 자동으로 조정하는 방법 및 장치
CN110008952B (zh) 一种目标识别方法及设备
CN115357554A (zh) 一种图神经网络压缩方法、装置、电子设备及存储介质
US10642578B2 (en) Approximating functions
WO2019168084A1 (ja) 推論装置、畳み込み演算実行方法及びプログラム
CN107861916A (zh) 一种用于针对神经网络执行非线性运算的方法和装置
CN116974868A (zh) 芯片功耗估计装置、方法、电子设备及存储介质
JP7354736B2 (ja) 情報処理装置、情報処理方法、情報処理プログラム
JP7137067B2 (ja) 演算処理装置、学習プログラム及び学習方法
TWI830940B (zh) 資訊處理電路以及資訊處理電路的設計方法
US11551087B2 (en) Information processor, information processing method, and storage medium
JP7475164B2 (ja) 情報処理装置、情報処理方法およびプログラム
JP7456501B2 (ja) 情報処理回路および情報処理回路の設計方法
US20240411968A1 (en) Machine learning for netlist design
JP7364026B2 (ja) 情報処理回路
GB2620172A (en) Identifying one or more quantisation parameters for quantising values to be processed by a neural network
JP2020190901A (ja) 演算処理装置、演算処理装置の制御プログラム及び演算処理装置の制御方法
EP4530912A1 (en) System and method for temperature field prediction of electrical enclosures
Vivek et al. Performance Optimization of FIR Filters Using Approximate Multipliers
CN117454932A (zh) 一次性网络架构搜索方法及硬件加速器
TW202416185A (zh) 核心執行的深度融合
CN106844926A (zh) 动态可重构硬件电路的设计、执行方法及系统