JPWO2021211859A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2021211859A5
JPWO2021211859A5 JP2022563046A JP2022563046A JPWO2021211859A5 JP WO2021211859 A5 JPWO2021211859 A5 JP WO2021211859A5 JP 2022563046 A JP2022563046 A JP 2022563046A JP 2022563046 A JP2022563046 A JP 2022563046A JP WO2021211859 A5 JPWO2021211859 A5 JP WO2021211859A5
Authority
JP
Japan
Prior art keywords
row
rows
dram
reserved
mapping table
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2022563046A
Other languages
English (en)
Japanese (ja)
Other versions
JP2023522219A (ja
Publication date
Priority claimed from US17/025,157 external-priority patent/US11721384B2/en
Application filed filed Critical
Publication of JP2023522219A publication Critical patent/JP2023522219A/ja
Publication of JPWO2021211859A5 publication Critical patent/JPWO2021211859A5/ja
Pending legal-status Critical Current

Links

JP2022563046A 2020-04-17 2021-04-15 ハードウェア支援ダイナミックランダムアクセスメモリ(dram)行マージ Pending JP2023522219A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US202063011397P 2020-04-17 2020-04-17
US63/011,397 2020-04-17
US17/025,157 US11721384B2 (en) 2020-04-17 2020-09-18 Hardware-assisted dynamic random access memory (DRAM) row merging
US17/025,157 2020-09-18
PCT/US2021/027505 WO2021211859A1 (en) 2020-04-17 2021-04-15 Hardware-assisted dynamic random access memory (dram) row merging

Publications (2)

Publication Number Publication Date
JP2023522219A JP2023522219A (ja) 2023-05-29
JPWO2021211859A5 true JPWO2021211859A5 (de) 2024-04-22

Family

ID=78081938

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022563046A Pending JP2023522219A (ja) 2020-04-17 2021-04-15 ハードウェア支援ダイナミックランダムアクセスメモリ(dram)行マージ

Country Status (6)

Country Link
US (1) US11721384B2 (de)
EP (1) EP4136534A1 (de)
JP (1) JP2023522219A (de)
KR (1) KR20220167381A (de)
CN (1) CN115485669A (de)
WO (1) WO2021211859A1 (de)

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5329629A (en) 1989-07-03 1994-07-12 Tandem Computers Incorporated Apparatus and method for reading, writing, and refreshing memory with direct virtual or physical access
US20060236036A1 (en) * 2005-04-13 2006-10-19 Gschwind Michael K Method and apparatus for predictive scheduling of memory accesses based on reference locality
EP2476079A4 (de) * 2009-09-09 2013-07-03 Fusion Io Inc Vorrichtung, system und verfahren zur zuordnung von speicherorten
US9691504B2 (en) * 2011-10-24 2017-06-27 Rambus Inc. DRAM retention test method for dynamic error correction
EP3279899B1 (de) 2015-05-04 2020-10-07 Huawei Technologies Co. Ltd. Verfahren, vorrichtung und system zur dram-auffrischung
KR102321793B1 (ko) * 2015-08-12 2021-11-08 삼성전자주식회사 플렉시블 리프레쉬 스킵 영역을 운영하는 반도체 메모리 장치
US10198369B2 (en) * 2017-03-24 2019-02-05 Advanced Micro Devices, Inc. Dynamic memory remapping to reduce row-buffer conflicts
KR102434343B1 (ko) 2018-04-23 2022-08-22 에스케이하이닉스 주식회사 메모리 컨트롤러 및 이를 포함하는 메모리 시스템
US10878880B2 (en) 2018-09-20 2020-12-29 Qualcomm Incorporated Selective volatile memory refresh via memory-side data valid indication

Similar Documents

Publication Publication Date Title
US6697909B1 (en) Method and apparatus for performing data access and refresh operations in different sub-arrays of a DRAM cache memory
US7342841B2 (en) Method, apparatus, and system for active refresh management
WO2020117686A1 (en) Semiconductor device performing row hammer refresh operation
KR101107798B1 (ko) 유효 데이터 표시자들의 사용을 통해 동적 ram 전력 소비를 감소시키기 위한 시스템 및 방법
WO2000019445B1 (en) Read/write buffers for complete hiding of the refresh of a semiconductor memory and method of operating same
TWI253563B (en) Read-write switching method for a memory controller
WO2006019624A3 (en) Method and system for controlling refresh to avoid memory cell data losses
BRPI0519703B1 (pt) "sincronização de atualização automática orientada"
TW201619832A (zh) 半導體裝置及包含該半導體裝置的記憶體系統
JPH01128298A (ja) 半導体記憶装置
TWI626650B (zh) 動態隨機存取記憶體,儲存資料及讀取和刷新的方法
US6859407B1 (en) Memory with auto refresh to designated banks
ATE484831T1 (de) Verfahren und system zum verbergen des auffrischens in einem dynamischen direktzugriffsspeicher
US7917692B2 (en) Method and system for using dynamic random access memory as cache memory
US6765838B2 (en) Refresh control circuitry for refreshing storage data
CN1524270A (zh) Dram及dram的刷新方法
JPWO2021211859A5 (de)
KR20020077021A (ko) 반도체 기억 장치
JPH0419896A (ja) ダイナミックメモリのリフレッシュ方法
US6433786B1 (en) Memory architecture for video graphics environment
CN108959106A (zh) 内存访问方法和装置
US12086423B1 (en) Memory for performing counting operation, memory system, and operation method of memory
WO2009093548A1 (ja) 半導体記憶装置
US20240177746A1 (en) Address decoding method, and memory controller and semiconductor memory system using the same
US20230420027A1 (en) Memory device and refresh method thereof