JPWO2021075531A1 - - Google Patents

Info

Publication number
JPWO2021075531A1
JPWO2021075531A1 JP2021552457A JP2021552457A JPWO2021075531A1 JP WO2021075531 A1 JPWO2021075531 A1 JP WO2021075531A1 JP 2021552457 A JP2021552457 A JP 2021552457A JP 2021552457 A JP2021552457 A JP 2021552457A JP WO2021075531 A1 JPWO2021075531 A1 JP WO2021075531A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2021552457A
Other languages
Japanese (ja)
Other versions
JP7489398B2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2021075531A1 publication Critical patent/JPWO2021075531A1/ja
Priority to JP2024077940A priority Critical patent/JP7690088B2/ja
Application granted granted Critical
Publication of JP7489398B2 publication Critical patent/JP7489398B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/362—Debugging of software
    • G06F11/3636—Debugging of software by tracing the execution of the program
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466—Performance evaluation by tracing or monitoring
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/27—Built-in tests
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/362—Debugging of software
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/362—Debugging of software
    • G06F11/3648—Debugging of software using additional hardware
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/321—Program or instruction counter, e.g. incrementing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/324—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address using program counter relative addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
    • G06F11/3024—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a central processing unit [CPU]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Software Systems (AREA)
  • Debugging And Monitoring (AREA)
JP2021552457A 2019-10-18 2020-10-16 トレース回路、半導体装置、トレーサ、トレースシステム Active JP7489398B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2024077940A JP7690088B2 (ja) 2019-10-18 2024-05-13 トレース回路、半導体装置、トレーサ、トレースシステム、トレース方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2019191068 2019-10-18
JP2019191068 2019-10-18
PCT/JP2020/039036 WO2021075531A1 (ja) 2019-10-18 2020-10-16 トレース回路、半導体装置、トレーサ、トレースシステム

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2024077940A Division JP7690088B2 (ja) 2019-10-18 2024-05-13 トレース回路、半導体装置、トレーサ、トレースシステム、トレース方法

Publications (2)

Publication Number Publication Date
JPWO2021075531A1 true JPWO2021075531A1 (https=) 2021-04-22
JP7489398B2 JP7489398B2 (ja) 2024-05-23

Family

ID=75538273

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2021552457A Active JP7489398B2 (ja) 2019-10-18 2020-10-16 トレース回路、半導体装置、トレーサ、トレースシステム
JP2024077940A Active JP7690088B2 (ja) 2019-10-18 2024-05-13 トレース回路、半導体装置、トレーサ、トレースシステム、トレース方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2024077940A Active JP7690088B2 (ja) 2019-10-18 2024-05-13 トレース回路、半導体装置、トレーサ、トレースシステム、トレース方法

Country Status (4)

Country Link
US (2) US12086042B2 (https=)
JP (2) JP7489398B2 (https=)
CN (1) CN114556306A (https=)
WO (1) WO2021075531A1 (https=)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62200439A (ja) * 1986-02-28 1987-09-04 Toshiba Corp 命令実行回数解析方式
JPH08185336A (ja) * 1994-12-28 1996-07-16 Hewlett Packard Japan Ltd マイクロプロセッサ、マイクロプロセッサ−デバッグツール間信号伝送方法及びトレース方法
JP2000172531A (ja) * 1998-12-03 2000-06-23 Oki Data Corp プログラムカウンタのトレース装置
WO2001093040A1 (en) * 2000-05-30 2001-12-06 Matsushita Electric Industrial Co., Ltd. Program counter trace system, program counter trace method, and semiconductor device
JP2004199333A (ja) * 2002-12-18 2004-07-15 Sanyo Electric Co Ltd マイクロコンピュータおよびその評価装置
JP2005209172A (ja) * 2003-12-24 2005-08-04 Matsushita Electric Ind Co Ltd 半導体集積回路、開発支援装置及び実行履歴復元方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03240839A (ja) * 1990-02-19 1991-10-28 Nec Corp ファームウェア実行アドレストレーサ
JP2727947B2 (ja) 1993-12-28 1998-03-18 日本電気株式会社 アドレストレース方式
US5724566A (en) * 1994-01-11 1998-03-03 Texas Instruments Incorporated Pipelined data processing including interrupts
JP3775462B2 (ja) 1999-03-31 2006-05-17 セイコーエプソン株式会社 デバッグシステム及び情報記憶媒体
JP3852703B2 (ja) * 2001-08-29 2006-12-06 アナログ・デバイシズ・インコーポレーテッド 無線システムにおけるタイミングおよび事象処理の方法および装置
US7533251B2 (en) 2003-12-24 2009-05-12 Panasonic Corporation Semiconductor integrated circuit, development support system and execution history tracing method
US20090222646A1 (en) * 2008-02-28 2009-09-03 International Business Machines Corporation Method and apparatus for detecting processor behavior using instruction trace data
JP2011100388A (ja) * 2009-11-09 2011-05-19 Fujitsu Ltd トレース情報収集装置，トレース情報処理装置，およびトレース情報収集方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62200439A (ja) * 1986-02-28 1987-09-04 Toshiba Corp 命令実行回数解析方式
JPH08185336A (ja) * 1994-12-28 1996-07-16 Hewlett Packard Japan Ltd マイクロプロセッサ、マイクロプロセッサ−デバッグツール間信号伝送方法及びトレース方法
JP2000172531A (ja) * 1998-12-03 2000-06-23 Oki Data Corp プログラムカウンタのトレース装置
WO2001093040A1 (en) * 2000-05-30 2001-12-06 Matsushita Electric Industrial Co., Ltd. Program counter trace system, program counter trace method, and semiconductor device
JP2004199333A (ja) * 2002-12-18 2004-07-15 Sanyo Electric Co Ltd マイクロコンピュータおよびその評価装置
JP2005209172A (ja) * 2003-12-24 2005-08-04 Matsushita Electric Ind Co Ltd 半導体集積回路、開発支援装置及び実行履歴復元方法

Also Published As

Publication number Publication date
WO2021075531A1 (ja) 2021-04-22
US20220391297A1 (en) 2022-12-08
JP7690088B2 (ja) 2025-06-09
JP2024096455A (ja) 2024-07-12
US12086042B2 (en) 2024-09-10
US20240378126A1 (en) 2024-11-14
JP7489398B2 (ja) 2024-05-23
CN114556306A (zh) 2022-05-27

Similar Documents

Publication Publication Date Title
BR112019017762A2 (https=)
BR112021017339A2 (https=)
BR112021018450A2 (https=)
BR112021017637A2 (https=)
BR112021017892A2 (https=)
BR112021017782A2 (https=)
BR112021016821A2 (https=)
BR112021017939A2 (https=)
BR112021017738A2 (https=)
BR112021016996A2 (https=)
BR112021008711A2 (https=)
BR112019016141A2 (https=)
BR112021017728A2 (https=)
BR112021013944A2 (https=)
BR112021018452A2 (https=)
BR112021017703A2 (https=)
BR112021018102A2 (https=)
BR112019016142A2 (https=)
BR112019016138A2 (https=)
BR112021017732A2 (https=)
BR112021017234A2 (https=)
BR112021017355A2 (https=)
BR112021018168A2 (https=)
BR112021018093A2 (https=)
BR112021017173A2 (https=)

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20230419

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20240416

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20240513

R150 Certificate of patent or registration of utility model

Ref document number: 7489398

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150