JPS6489619A - Phase locked loop oscillator - Google Patents

Phase locked loop oscillator

Info

Publication number
JPS6489619A
JPS6489619A JP62243734A JP24373487A JPS6489619A JP S6489619 A JPS6489619 A JP S6489619A JP 62243734 A JP62243734 A JP 62243734A JP 24373487 A JP24373487 A JP 24373487A JP S6489619 A JPS6489619 A JP S6489619A
Authority
JP
Japan
Prior art keywords
oscillator
phase
output
locked loop
goes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62243734A
Other languages
Japanese (ja)
Other versions
JP2650921B2 (en
Inventor
Yasushi Takahashi
Minoru Maeda
Yutaka Fukushima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP62243734A priority Critical patent/JP2650921B2/en
Publication of JPS6489619A publication Critical patent/JPS6489619A/en
Application granted granted Critical
Publication of JP2650921B2 publication Critical patent/JP2650921B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

PURPOSE:To suppress the accumulation of output phase fluctuation by providing a means to measure a time, in which the fluctuation of the central frequency of a phase locked loop oscillator goes to be the integer-fold output frequency control resolution, and a means to detect a control value, in which an output frequency goes to be higher than an input reference clock frequency, and a control value in which it goes to be lower. CONSTITUTION:This device is composed ot a phase comparator 1, a processing circuit 2, a rubidium optical transmitter 3 and a phase locked loop oscillator 4. In this constitution, a phase difference between a reference input clock fin and an output clock fo is detected by the phase comparator 1 and the processing circuit 2 calculates the control value from the detected result. The output clock fo is made by a rubidium oscillator 3, which goes to be a reference oscillator at a selftraveling time, and the phase synchronizing oscillator 4 to be synchronized to it. For the phase locked loop oscillator 4, since an output clock frequency is controlled by the above mentioned control value, the output clock fo is synchronized to the rubidium oscillator 3 and the input clock fin.
JP62243734A 1987-09-30 1987-09-30 Phase locked oscillator Expired - Lifetime JP2650921B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62243734A JP2650921B2 (en) 1987-09-30 1987-09-30 Phase locked oscillator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62243734A JP2650921B2 (en) 1987-09-30 1987-09-30 Phase locked oscillator

Publications (2)

Publication Number Publication Date
JPS6489619A true JPS6489619A (en) 1989-04-04
JP2650921B2 JP2650921B2 (en) 1997-09-10

Family

ID=17108196

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62243734A Expired - Lifetime JP2650921B2 (en) 1987-09-30 1987-09-30 Phase locked oscillator

Country Status (1)

Country Link
JP (1) JP2650921B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007010411A (en) * 2005-06-29 2007-01-18 Anritsu Corp Sampling device and waveform observation system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007010411A (en) * 2005-06-29 2007-01-18 Anritsu Corp Sampling device and waveform observation system

Also Published As

Publication number Publication date
JP2650921B2 (en) 1997-09-10

Similar Documents

Publication Publication Date Title
ES2120877A1 (en) Phase lock loop synchronization circuit and method
ES8705721A1 (en) Circuit arrangement for the synchronisation of a signal.
JPS6419827A (en) Synchronizing device
DE3469834D1 (en) Locked time base
JPS57140034A (en) Phase synchronizing oscillator
JPS6489619A (en) Phase locked loop oscillator
MY113714A (en) Synchronized scanning circuit
DE68906305D1 (en) ARRANGEMENT FOR DERIVING A SCAN FREQUENCY.
JPS5676636A (en) Variable oscillation circuit
JPS57141137A (en) Phase synchronous oscillator
JPS5550191A (en) Electronic timepiece
JPS6424630A (en) Pll circuit
JPS5357914A (en) Synchronous oscillator
JPS5773545A (en) Phase synchronizing system
JPS5531386A (en) Time reference signal generator
JPS6424503A (en) Frequency converting device
JPS5547479A (en) Electronic watch with temperature compensator
JPS57119271A (en) Decca receiving device
JPS5648712A (en) Pll frequency synthesizer receiver
JPS644117A (en) Phase locked loop oscillator
JPS55147884A (en) Aft circuit of television receiver
JPS6412691A (en) Video signal sampling circuit
JPS6413833A (en) Frame synchronizing clock generating circuit
JPS53141555A (en) Automatic frequency regulator of oscillator circcuit for crystal vibrator
JPS55115760A (en) Phase synchronism circuit

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080516

Year of fee payment: 11