JPS6485417A - Clock generating circuit - Google Patents

Clock generating circuit

Info

Publication number
JPS6485417A
JPS6485417A JP62240866A JP24086687A JPS6485417A JP S6485417 A JPS6485417 A JP S6485417A JP 62240866 A JP62240866 A JP 62240866A JP 24086687 A JP24086687 A JP 24086687A JP S6485417 A JPS6485417 A JP S6485417A
Authority
JP
Japan
Prior art keywords
lsi
clock
output
duty
low level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62240866A
Other languages
Japanese (ja)
Inventor
Yutaka Ishikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62240866A priority Critical patent/JPS6485417A/en
Publication of JPS6485417A publication Critical patent/JPS6485417A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To operate the inside of an LSI normally even when the variance in the duty of a clock input signal of an LSI by controlling the duty of a clock in the inside of the LSI so as to activate the inside of the LSI. CONSTITUTION:A signal whose duty is unclear is given to a differentiation circuit 2 and a low level width is controlled and outputted so as to set sufficiently the set/reset flip-flop 4. Moreover, the output is retarded by a delay time equivalent to the circuit having a maximum delay time in a path operated at a half cycle of the clock in the inside of the LSI and outputted as a positive logic. The output of the set/reset flip-flop 4 goes to a high level when the output of the differentiation circuit 2 is at a low level and goes to a low level when the output of the delay circuit 3 is at a low level. The processing above is repeated sequentially to generate a clock. Even when the variance in the duty of the input signal is large, a half clock in the inside of LSI is not malfunctioned.
JP62240866A 1987-09-28 1987-09-28 Clock generating circuit Pending JPS6485417A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62240866A JPS6485417A (en) 1987-09-28 1987-09-28 Clock generating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62240866A JPS6485417A (en) 1987-09-28 1987-09-28 Clock generating circuit

Publications (1)

Publication Number Publication Date
JPS6485417A true JPS6485417A (en) 1989-03-30

Family

ID=17065868

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62240866A Pending JPS6485417A (en) 1987-09-28 1987-09-28 Clock generating circuit

Country Status (1)

Country Link
JP (1) JPS6485417A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0522274A1 (en) * 1991-06-24 1993-01-13 International Business Machines Corporation Process independent digital clock signal shaping network
JP2007267096A (en) * 2006-03-29 2007-10-11 Ntt Electornics Corp Signal transmission circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0522274A1 (en) * 1991-06-24 1993-01-13 International Business Machines Corporation Process independent digital clock signal shaping network
JP2007267096A (en) * 2006-03-29 2007-10-11 Ntt Electornics Corp Signal transmission circuit

Similar Documents

Publication Publication Date Title
JPS5345939A (en) Ram circuit
EP0144836A3 (en) Address transition pulse circuit
JPS6485417A (en) Clock generating circuit
JPS54119902A (en) Pause time limiter for disc reproducer
JPS5253251A (en) Constant voltage circuit
JPS5725022A (en) Semiconductor integrated circuit
JPS5725021A (en) Semiconductor intergated circuit
JPS5267667A (en) Electronic timepiece
JPS5587201A (en) Double system controller
JPS53129556A (en) Clock control system
JPS57150221A (en) On and off detecting circuit of switch
JPS6424510A (en) Preventing circuit for malfunction of up/down counter
JPS57198595A (en) Dynamic memory driving circuit
JPS5333347A (en) Power supply circuit of switching control type
JPS53103338A (en) Large-scale integrated circuit
JPS5374467A (en) Electronic watch
JPS6422106A (en) Duty ratio control circuit for pulse signal
JPS5453956A (en) Timing logic circuit
SU1485397A1 (en) Synchronous frequency divider
JPS6436218A (en) Frequency division circuit
JPS5373047A (en) Generation circuit for timing signal
JPS56103996A (en) Pulse generating circuit
JPS54107664A (en) Programmable counter
JPS53136807A (en) Timer recording circuit
JPS54113279A (en) Inspection unit for digital ic