JPS648383B2 - - Google Patents
Info
- Publication number
- JPS648383B2 JPS648383B2 JP57142764A JP14276482A JPS648383B2 JP S648383 B2 JPS648383 B2 JP S648383B2 JP 57142764 A JP57142764 A JP 57142764A JP 14276482 A JP14276482 A JP 14276482A JP S648383 B2 JPS648383 B2 JP S648383B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- memory
- data
- register
- word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 102
- 238000012937 correction Methods 0.000 description 12
- 238000012546 transfer Methods 0.000 description 9
- 238000000034 method Methods 0.000 description 5
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- YBJHBAHKTGYVGT-ZKWXMUAHSA-N (+)-Biotin Chemical compound N1C(=O)N[C@@H]2[C@H](CCCCC(=O)O)SC[C@@H]21 YBJHBAHKTGYVGT-ZKWXMUAHSA-N 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 230000001174 ascending effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- FEPMHVLSLDOMQC-UHFFFAOYSA-N virginiamycin-S1 Natural products CC1OC(=O)C(C=2C=CC=CC=2)NC(=O)C2CC(=O)CCN2C(=O)C(CC=2C=CC=CC=2)N(C)C(=O)C2CCCN2C(=O)C(CC)NC(=O)C1NC(=O)C1=NC=CC=C1O FEPMHVLSLDOMQC-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/04—Addressing variable-length words or parts of words
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
- Executing Machine-Instructions (AREA)
- Memory System (AREA)
- Bus Control (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SE8104981A SE8104981L (sv) | 1981-08-21 | 1981-08-21 | Metod och anordning for adressering av ett minne |
| SE81049819 | 1981-08-21 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5837883A JPS5837883A (ja) | 1983-03-05 |
| JPS648383B2 true JPS648383B2 (US06304903-20011016-C00005.png) | 1989-02-14 |
Family
ID=20344405
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57142764A Granted JPS5837883A (ja) | 1981-08-21 | 1982-08-19 | メモリ・アドレシング装置 |
Country Status (5)
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0341667U (US06304903-20011016-C00005.png) * | 1989-09-01 | 1991-04-19 |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000010863A (ja) * | 1998-06-24 | 2000-01-14 | Sony Computer Entertainment Inc | 情報処理装置および方法、並びに提供媒体 |
| US6678806B1 (en) * | 2000-08-23 | 2004-01-13 | Chipwrights Design, Inc. | Apparatus and method for using tagged pointers for extract, insert and format operations |
| US6618788B1 (en) * | 2000-09-27 | 2003-09-09 | Cypress Semiconductor, Inc. | ATA device control via a packet-based interface |
| US6732253B1 (en) * | 2000-11-13 | 2004-05-04 | Chipwrights Design, Inc. | Loop handling for single instruction multiple datapath processor architectures |
| US6931518B1 (en) | 2000-11-28 | 2005-08-16 | Chipwrights Design, Inc. | Branching around conditional processing if states of all single instruction multiple datapaths are disabled and the computer program is non-deterministic |
| US6970985B2 (en) | 2002-07-09 | 2005-11-29 | Bluerisc Inc. | Statically speculative memory accessing |
| US20050114850A1 (en) | 2003-10-29 | 2005-05-26 | Saurabh Chheda | Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control |
| US7996671B2 (en) | 2003-11-17 | 2011-08-09 | Bluerisc Inc. | Security of program executables and microprocessors based on compiler-architecture interaction |
| US8607209B2 (en) | 2004-02-04 | 2013-12-10 | Bluerisc Inc. | Energy-focused compiler-assisted branch prediction |
| US20070294181A1 (en) * | 2006-05-22 | 2007-12-20 | Saurabh Chheda | Flexible digital rights management with secure snippets |
| US20080126766A1 (en) | 2006-11-03 | 2008-05-29 | Saurabh Chheda | Securing microprocessors against information leakage and physical tampering |
| US20080154379A1 (en) * | 2006-12-22 | 2008-06-26 | Musculoskeletal Transplant Foundation | Interbody fusion hybrid graft |
| EP3173935B1 (en) | 2015-11-24 | 2018-06-06 | Stichting IMEC Nederland | Memory access unit |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| SE331921B (US06304903-20011016-C00005.png) * | 1966-03-25 | 1971-01-18 | Ericsson Telefon Ab L M | |
| US3739532A (en) * | 1971-06-30 | 1973-06-19 | Owens Illinois Inc | Apparatus for transferring and operating on articles |
| FR2230258A5 (US06304903-20011016-C00005.png) * | 1973-05-16 | 1974-12-13 | Honeywell Bull Soc Ind | |
| US4126897A (en) * | 1977-07-05 | 1978-11-21 | International Business Machines Corporation | Request forwarding system |
| US4419727A (en) * | 1979-01-02 | 1983-12-06 | Honeywell Information Systems Inc. | Hardware for extending microprocessor addressing capability |
| US4318175A (en) * | 1979-08-13 | 1982-03-02 | Bunker Ramo Corporation | Addressing means for random access memory system |
| US4356549A (en) * | 1980-04-02 | 1982-10-26 | Control Data Corporation | System page table apparatus |
| US4432053A (en) * | 1981-06-29 | 1984-02-14 | Burroughs Corporation | Address generating apparatus and method |
| US4453212A (en) * | 1981-07-13 | 1984-06-05 | Burroughs Corporation | Extended address generating apparatus and method |
| US4447879A (en) * | 1981-09-11 | 1984-05-08 | Data General Corporation | Improved apparatus for representing the size of an element in a compound data item and deriving addresses and lengths using the element size |
-
1981
- 1981-08-21 SE SE8104981A patent/SE8104981L/ not_active IP Right Cessation
-
1982
- 1982-07-23 EP EP82106646A patent/EP0072927B1/en not_active Expired
- 1982-07-23 DE DE8282106646T patent/DE3279112D1/de not_active Expired
- 1982-08-17 US US06/409,004 patent/US4592013A/en not_active Expired - Fee Related
- 1982-08-19 JP JP57142764A patent/JPS5837883A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0341667U (US06304903-20011016-C00005.png) * | 1989-09-01 | 1991-04-19 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP0072927A2 (en) | 1983-03-02 |
| SE424581B (sv) | 1982-07-26 |
| EP0072927B1 (en) | 1988-10-12 |
| DE3279112D1 (en) | 1988-11-17 |
| US4592013A (en) | 1986-05-27 |
| EP0072927A3 (en) | 1985-09-18 |
| SE8104981L (sv) | 1982-07-26 |
| JPS5837883A (ja) | 1983-03-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5097442A (en) | Programmable depth first-in, first-out memory | |
| KR880002657B1 (ko) | 데이타 처리 시스템에서 메모리 매핑(mapping)방법 | |
| US5287477A (en) | Memory-resource-driven arbitration | |
| US4733346A (en) | Data processor with multiple register blocks | |
| SU1561834A3 (ru) | Устройство адресации к пам ти | |
| US4490786A (en) | Vector processing unit | |
| US4486854A (en) | First-in, first-out memory system | |
| US5513145A (en) | FIFO memory device capable of writing contiguous data into rows | |
| US3786432A (en) | Push-pop memory stack having reach down mode and improved means for processing double-word items | |
| JPS648383B2 (US06304903-20011016-C00005.png) | ||
| KR960012993B1 (ko) | 데이터 전송방법 | |
| EP0121373A2 (en) | Multilevel controller for a cache memory interface in a multiprocessing system | |
| KR950033856A (ko) | 데이타 전송 제어방법과 이것에 사용하는 주변회로, 데이타 프로세서 및 데이타 처리 시스템 | |
| EP0509722A2 (en) | Data transfer system | |
| US4232365A (en) | Apparatus for determining the next address of a requested block in interlaced rotating memories | |
| EP0057096A2 (en) | Information processing unit | |
| US6996640B1 (en) | Method and system for asynchronously transferring data | |
| GB2030739A (en) | Computer store arrangements | |
| EP0383891B1 (en) | Pipelined address check bit stack controller | |
| US20020188771A1 (en) | Direct memory access controller for carrying out data transfer by determining whether or not burst access can be utilized in an external bus and access control method thereof | |
| US5983311A (en) | Sequential memory accessing circuit and method of addressing two memory units using common pointer circuit | |
| SU1509870A1 (ru) | Устройство сравнени чисел с допусками | |
| USH1342H (en) | Effectuating full duplex digital data transfer | |
| JPH08106784A (ja) | 同期式メモリ制御方式及び装置 | |
| JP2581144B2 (ja) | バス制御装置 |