JPS6481524A - Frequency division circuit - Google Patents
Frequency division circuitInfo
- Publication number
- JPS6481524A JPS6481524A JP23981487A JP23981487A JPS6481524A JP S6481524 A JPS6481524 A JP S6481524A JP 23981487 A JP23981487 A JP 23981487A JP 23981487 A JP23981487 A JP 23981487A JP S6481524 A JPS6481524 A JP S6481524A
- Authority
- JP
- Japan
- Prior art keywords
- inversion
- frequency division
- frequency
- clock signal
- hold mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
PURPOSE:To attain accurate frequency division even when the frequency of a clock signal gets higher by starting the inversion while a D latch circuit is still in the hold mode. CONSTITUTION:When a half period of the clock signal is shorter than the time required to invert D latch circuits 21-24, for example, the D latch circuit 23 starts the inversion already at a period being substantially in the hold mode. Even if the through-mode for the inversion passes and the hold mode comes again, the inversion is continued. Thus, when the frequency of the clock signal is high and the half period is shorter than the time required for the inversion of the D latch circuits 21-24, a sufficient inversion time is given to the D latch circuits 21-24. As a result, accurate frequency division is applied and the upper limit of the frequency division enable frequency is increased.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23981487A JPS6481524A (en) | 1987-09-24 | 1987-09-24 | Frequency division circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23981487A JPS6481524A (en) | 1987-09-24 | 1987-09-24 | Frequency division circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6481524A true JPS6481524A (en) | 1989-03-27 |
Family
ID=17050246
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23981487A Pending JPS6481524A (en) | 1987-09-24 | 1987-09-24 | Frequency division circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6481524A (en) |
-
1987
- 1987-09-24 JP JP23981487A patent/JPS6481524A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0300757A3 (en) | Time measurement apparatus | |
GB8625074D0 (en) | Oscillators & processor circuits | |
DE3871425D1 (en) | INTEGRATED CIRCUIT ARRANGEMENT FOR MONITORING AN INCORPORATED OSCILLATOR. | |
EP0263377A3 (en) | High-speed pulse swallower | |
FR2360937A1 (en) | EXTENSION AND HOLDING RHYTHM CIRCUIT | |
JPS6481524A (en) | Frequency division circuit | |
EP0278718A3 (en) | Time variant frequency correction technique | |
JPS5255361A (en) | Variable frequency oscillator | |
JPS53139456A (en) | Clock driver circuit | |
HK62596A (en) | Crystal oscillator circuit | |
JPS55121511A (en) | Variation system for output voltage of power unit | |
JPS57194378A (en) | Test circuit of electronic clock | |
JPS5291352A (en) | 2-phase clock circuit | |
JPS5534518A (en) | Lsi parameter setting system | |
JPS56140722A (en) | Noise eliminating circuit | |
JPS5373047A (en) | Generation circuit for timing signal | |
FR2433263A1 (en) | Control circuit for flip=flop - has inverter with two NOR circuits, OR circuits and flip=flop using time signal (BE 8.2.80) | |
JPS5768929A (en) | Flip-flop circuit | |
JPS553216A (en) | Gate circuit | |
JPS5511624A (en) | Holding device of multiple selection signal | |
JPS55106389A (en) | Crystal watch | |
JPS6449425A (en) | Frequency dividing circuit | |
JPS5423572A (en) | Electronic wristwatch with alarm | |
JPS5258348A (en) | Sampling circuit | |
JPS5635065A (en) | Measuring unit of threshold value |