JPS6478888A - Semiconductor module - Google Patents

Semiconductor module

Info

Publication number
JPS6478888A
JPS6478888A JP62236890A JP23689087A JPS6478888A JP S6478888 A JPS6478888 A JP S6478888A JP 62236890 A JP62236890 A JP 62236890A JP 23689087 A JP23689087 A JP 23689087A JP S6478888 A JPS6478888 A JP S6478888A
Authority
JP
Japan
Prior art keywords
chip
external terminals
grooves
bonding
separating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62236890A
Other languages
Japanese (ja)
Inventor
Sunao Fukutake
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Maxell Holdings Ltd
Original Assignee
Hitachi Maxell Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Maxell Ltd filed Critical Hitachi Maxell Ltd
Priority to JP62236890A priority Critical patent/JPS6478888A/en
Publication of JPS6478888A publication Critical patent/JPS6478888A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Credit Cards Or The Like (AREA)

Abstract

PURPOSE: To reduce the stress added to an IC chip and to improve the reliability by forming the grooves for separating the external terminals from each other on the position outside of an area of a lower IC chip mounting part or on the outside position out of at least the center of the IC chip when the IC chip is large. CONSTITUTION: In a module 10 of an IC card where an IC chip 5 is die bonded to a substrate 1 made of a glass epoxy resin, a BT resin or the like, and comprising the external terminals 2 and the bonding terminals 4, each electrode of the IC chip 5 and the bonding terminal 4 are connected by the wire bonding, and the IC chip 5 is sealed by a sealing resin 8 by the potting or transfer mold, the grooves 3 (vertical grooves 3a) for separating and insulating eight external terminals 2 are formed on the position outside of an area of a lower mounting part of the IC chip 5.
JP62236890A 1987-09-21 1987-09-21 Semiconductor module Pending JPS6478888A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62236890A JPS6478888A (en) 1987-09-21 1987-09-21 Semiconductor module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62236890A JPS6478888A (en) 1987-09-21 1987-09-21 Semiconductor module

Publications (1)

Publication Number Publication Date
JPS6478888A true JPS6478888A (en) 1989-03-24

Family

ID=17007289

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62236890A Pending JPS6478888A (en) 1987-09-21 1987-09-21 Semiconductor module

Country Status (1)

Country Link
JP (1) JPS6478888A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08287208A (en) * 1995-04-13 1996-11-01 Sony Chem Corp Noncontact ic card and its manufacture

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08287208A (en) * 1995-04-13 1996-11-01 Sony Chem Corp Noncontact ic card and its manufacture

Similar Documents

Publication Publication Date Title
US4796078A (en) Peripheral/area wire bonding technique
US6175149B1 (en) Mounting multiple semiconductor dies in a package
US5079673A (en) Ic card module
TW329034B (en) IC package
KR20020049944A (en) semiconductor package and method for fabricating the same
EP0272390A3 (en) Packages for a semiconductor device
US4740868A (en) Rail bonded multi-chip leadframe, method and package
JPS6478888A (en) Semiconductor module
USH73H (en) Integrated circuit packages
JPS6028256A (en) Semiconductor device
JPS6370532A (en) Semiconductor device
EP0288776A3 (en) Gold alloy wire connection to copper doped aluminum semiconductor circuit interconnection bonding pad
KR100201392B1 (en) Stacked type semiconductor package and method of manufacturing the same
KR100218335B1 (en) Chip-sized package
JPS6455291A (en) Integrated circuit device
KR0164130B1 (en) Multi die plastic package
MY106858A (en) Resin sealing type semiconductor device in which a very small semiconductor chip is sealed in package with resin.
KR100216065B1 (en) Multi-lead on chip package
KR100216989B1 (en) Lead frame of two chip package
JP2740161B2 (en) Integrated circuit mounting structure
KR950008240B1 (en) Semiconductor package
KR100462373B1 (en) Chip scale package and method for fabricating the same
JPH11274397A (en) Semiconductor device
KR200154510Y1 (en) Lead on chip package
JPS5740945A (en) Integrated circuit device