JPS647736A - Am stereoscopic demodulation circuit - Google Patents
Am stereoscopic demodulation circuitInfo
- Publication number
- JPS647736A JPS647736A JP16261087A JP16261087A JPS647736A JP S647736 A JPS647736 A JP S647736A JP 16261087 A JP16261087 A JP 16261087A JP 16261087 A JP16261087 A JP 16261087A JP S647736 A JPS647736 A JP S647736A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- envelope
- stereoscopic
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Stereo-Broadcasting Methods (AREA)
Abstract
PURPOSE:To modulate an AM stereoscopic signal with a simple constitution by detecting the envelope and the phase of an AM stereoscopic signal, operating the tangent of the phase and multiplying the envelope by it. CONSTITUTION:For an AM stereoscopic signal e (t), an envelope is detected by a detecting circuit 21. An e (t) is inputted into an amplitude control circuit 22, an envelope component (sum signal component) is eliminated, the phase is detected at a detecting circuit 23, a detecting input is inputted into a function circuit 24, and the tangent of the phase is operated. A multiplication circuit 8 multiplies the envelope from a circuit 21 by the tangent from a circuit 24, and generates and inputs a difference signal {L (t)-R (t)}. The output of the circuit 21 and the output of the circuit 8 are inputted into a matrix circuit 11, and synthesized, and a left signal {1+2L (t)} is outputted from an addition circuit and a right signal {1+2R (t)} is outputted from a subtraction circuit 10.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16261087A JPS647736A (en) | 1987-06-30 | 1987-06-30 | Am stereoscopic demodulation circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16261087A JPS647736A (en) | 1987-06-30 | 1987-06-30 | Am stereoscopic demodulation circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS647736A true JPS647736A (en) | 1989-01-11 |
Family
ID=15757871
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16261087A Pending JPS647736A (en) | 1987-06-30 | 1987-06-30 | Am stereoscopic demodulation circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS647736A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8571304B2 (en) | 2007-01-10 | 2013-10-29 | Real Image Corp. | Method and apparatus for generating stereoscopic image from two-dimensional image by using mesh map |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56500984A (en) * | 1979-08-02 | 1981-07-16 |
-
1987
- 1987-06-30 JP JP16261087A patent/JPS647736A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56500984A (en) * | 1979-08-02 | 1981-07-16 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8571304B2 (en) | 2007-01-10 | 2013-10-29 | Real Image Corp. | Method and apparatus for generating stereoscopic image from two-dimensional image by using mesh map |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR840006592A (en) | Digital signal multiplier | |
JPS6478323A (en) | Arithmetic unit for trigonometric function using pseudo division system | |
EP0895359A3 (en) | Data converter with gain scaling including dither | |
JPS647736A (en) | Am stereoscopic demodulation circuit | |
JPS5432056A (en) | Frequency multiplying circuit | |
JPS5725039A (en) | Dividing circuit | |
DE3174143D1 (en) | Volume compression and/or expansion circuit | |
JPS6484333A (en) | Divider | |
JPS5767341A (en) | Phase synthesizing space diversity system | |
JPS5635539A (en) | Noise eliminating method | |
JPS5693461A (en) | Carrier wave reproducing circuit | |
JPS5338944A (en) | Abnormality detector | |
JPS6444576A (en) | Arithmetic circuit | |
SU1153326A1 (en) | Multiplying device | |
KR840004847A (en) | Information signal control device | |
JPS5739670A (en) | Intermediate tone expressing system | |
JPS57121355A (en) | Automatic control system for carrier phase | |
JPS57178544A (en) | Multiplication system | |
JPS57130149A (en) | System for interruption processing of microprogram control device | |
JPS5578340A (en) | Division system | |
JPS5612550A (en) | Control device for peak process time | |
JPS53139449A (en) | Arithmetic circuit | |
JPS522424A (en) | Pulsating effect generating circuit | |
JPS5421157A (en) | Straight line detection circuit | |
JPS53110443A (en) | Operation unit |