JPS6477336A - Clock timing control circuit - Google Patents
Clock timing control circuitInfo
- Publication number
- JPS6477336A JPS6477336A JP62234192A JP23419287A JPS6477336A JP S6477336 A JPS6477336 A JP S6477336A JP 62234192 A JP62234192 A JP 62234192A JP 23419287 A JP23419287 A JP 23419287A JP S6477336 A JPS6477336 A JP S6477336A
- Authority
- JP
- Japan
- Prior art keywords
- clock
- resonator
- signal
- output
- phase difference
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To always obtain optimum phases of a clock and data by comparing a phase difference between a demodulated signal and a signal latched by a clock. CONSTITUTION:A demodulated signal is applied to a resonator 2 through a gate 1. The resonator 2 extracts a clock component from the digital signal and a comparator 3 shapes the extracted component to form a reference input to a PLL 4. The demodulated digital signal and the output of a latch 5 are inputted to a phase comparator 6 and an error signal corresponding to a phase difference between two input signals is outputted. The output is smoothed by a low pass filter 7, amplified by an amplifier 8 and its output is applied to the resonator 2 as a control voltage. Consequently, the phase difference between the input data of the latch 5 and the clock is always set up to 90 deg..
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62234192A JPS6477336A (en) | 1987-09-18 | 1987-09-18 | Clock timing control circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62234192A JPS6477336A (en) | 1987-09-18 | 1987-09-18 | Clock timing control circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6477336A true JPS6477336A (en) | 1989-03-23 |
Family
ID=16967124
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62234192A Pending JPS6477336A (en) | 1987-09-18 | 1987-09-18 | Clock timing control circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6477336A (en) |
-
1987
- 1987-09-18 JP JP62234192A patent/JPS6477336A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ES487141A1 (en) | Digital phase control circuit with auxiliary circuit. | |
| JPS6477329A (en) | Phase information detecting circuit | |
| JPS55132132A (en) | Phase synchronizing circuit | |
| JPS5647131A (en) | Transmitter with phase synchronization system | |
| NO883325D0 (en) | DIGITAL FASELOAD WIRE CLOCK OUTPUT FOR BIPOLAR SIGNALS | |
| KR880008542A (en) | Phase locked loop | |
| JPS6477336A (en) | Clock timing control circuit | |
| WO2002009290A3 (en) | Analog phase locked loop holdover | |
| JPS5539446A (en) | Phase deviation circuit | |
| JPS5614727A (en) | Phase comparator of digital pll circuit | |
| SE7413681L (en) | ||
| JPS5784624A (en) | Pll circuit | |
| JP2792054B2 (en) | Clock extraction circuit | |
| AU6365800A (en) | Compensation circuit for low phase offset for phase-locked loops | |
| FR2361770A1 (en) | Error compensation in sync. detector amplifier - alternatively switches signal to be detected between filtering and amplifying circuits | |
| JPS5498166A (en) | Phase synchronizing oscillator | |
| JPS57174928A (en) | Adjusting circuit for delay time | |
| JPS6442949A (en) | Timing extraction circuit | |
| JPS5320912A (en) | Read circuit of double frequency recording system | |
| JPS57131144A (en) | Clock reproducing circuit | |
| JPS54150564A (en) | Alarm circuit for pll circuit | |
| JPS6469123A (en) | Phase control circuit | |
| JPS5684005A (en) | Fm demodulator | |
| KR940017228A (en) | Frequency control circuit | |
| JPS5730422A (en) | Closed loop type phase locked oscillator |