JPS6477305A - Crystal oscillator - Google Patents

Crystal oscillator

Info

Publication number
JPS6477305A
JPS6477305A JP23425187A JP23425187A JPS6477305A JP S6477305 A JPS6477305 A JP S6477305A JP 23425187 A JP23425187 A JP 23425187A JP 23425187 A JP23425187 A JP 23425187A JP S6477305 A JPS6477305 A JP S6477305A
Authority
JP
Japan
Prior art keywords
crystal oscillator
package
switch
crystal
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP23425187A
Other languages
Japanese (ja)
Inventor
Katsuji Hosoda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP23425187A priority Critical patent/JPS6477305A/en
Publication of JPS6477305A publication Critical patent/JPS6477305A/en
Pending legal-status Critical Current

Links

Landscapes

  • Oscillators With Electromechanical Resonators (AREA)

Abstract

PURPOSE:To execute an operation margin test, maintenance and inspection, etc., without demounting a crystal oscillator mounted on a printed board by including a switch for supplying or interrupting an output signal from a crystal oscillator circuit module to an output terminal in connection terminals in a package. CONSTITUTION:The crystal oscillation circuit module 3 is built in the package 2 and four tube-like connection terminals 4a-4d are electrically connected to the module 3. The switch 9 for supplying or interrupting an output signal from the module 3 to the output terminal 4a is built in the package 2. In case of executing the operation margin test on the basis of slightly different frequency levels, the head 1 of the switch 9 is turned to the OFF side without demounting the crystal oscillator 10 mounted on the printed substrate by soldering and another crystal dscillator to be tested having different frequency is mounted so as to be superposed to the oscillator 10.
JP23425187A 1987-09-18 1987-09-18 Crystal oscillator Pending JPS6477305A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23425187A JPS6477305A (en) 1987-09-18 1987-09-18 Crystal oscillator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23425187A JPS6477305A (en) 1987-09-18 1987-09-18 Crystal oscillator

Publications (1)

Publication Number Publication Date
JPS6477305A true JPS6477305A (en) 1989-03-23

Family

ID=16968040

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23425187A Pending JPS6477305A (en) 1987-09-18 1987-09-18 Crystal oscillator

Country Status (1)

Country Link
JP (1) JPS6477305A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007181091A (en) * 2005-12-28 2007-07-12 Nippon Dempa Kogyo Co Ltd Two-frequency switching type crystal oscillator
US7272527B1 (en) 2006-03-30 2007-09-18 Fujitsu Limited Method of test of clock generation circuit in electronic device, and electronic device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007181091A (en) * 2005-12-28 2007-07-12 Nippon Dempa Kogyo Co Ltd Two-frequency switching type crystal oscillator
US7272527B1 (en) 2006-03-30 2007-09-18 Fujitsu Limited Method of test of clock generation circuit in electronic device, and electronic device

Similar Documents

Publication Publication Date Title
JPS6477305A (en) Crystal oscillator
JPS5546578A (en) Method of mounting integrated circuit
ATE37966T1 (en) CHIP CONNECTION ARRANGEMENT AND METHOD.
CH674117GA3 (en)
JPS6464285A (en) Printed board
WO2000004585A3 (en) Chip carrier device and method for the production of a chip carrier device with an electrical test
JPS6457806A (en) Crystal oscillator
JPS646385A (en) Electrical connection structure of circuit substrates
JPS6476748A (en) Semiconductor circuit device
GB2223354B (en) Semiconductor devices
JPS6489550A (en) Ic socket
JPS5483455A (en) Liquid crystal display device
JPS5369595A (en) Ceramic resonator
JPS5614974A (en) Crystal clock with humidity sensor
JPS5692474A (en) Aging tester of ic
JPS6436197A (en) Ultrasonic wave probe
JPS649377A (en) Testing method and sheet for integrated circuit package
JPS6461044A (en) Semiconductor integrated circuit
JPS6426174A (en) Testing instrument for high density packaging substrate
KR200236177Y1 (en) Voltage controlled oscillator control mechanism
KR910011108A (en) High Frequency Power Amplifier Shield Case
CH647634A5 (en) Subrack
JPS5349958A (en) Package tester
JPS6459891A (en) Manufacture of ceramic thick-film circuit board
JPH04225545A (en) Surface mounting type integrated circuit